Insup Shin
ABSTRACT
Reducing the power consumption of memory elements is known to be the most influential in minimizing total power consumption, since designs tend to use more memories these days. In this paper, we address a problem of high-level synthesis with the objective of minimizing power consumption of storage using dual-Vdd. Specifically, we propose a complete design framework that starts from dual-Vdd scheduling, dual-Vdd allocation, and controller synthesis down to the final layout. Its main feature is dual-Vdd register allocation, which exploits timing slacks left in the data-path after operation scheduling. In experiments on benchmark designs implemented in 1.08 V (with Vddl of 0.8 V), 65-nm CMOS technology, both switching and leakage power were reduced by 20% on average, respectively, compared to data-path with dual-Vdd applied to functional units alone. Detailed analysis of slack histogram, area, wirelength, and congestion were performed to assess feasibility of the design framework.
- R. K. Krishnamurthy et al., "High-performance and low-power challenges for sub-70nm microprocesssor circuits," in Proc. CICC, May 2002, pp. 125--128.Google Scholar
- C. Yeh et al., "Layout techniques supporting the use of dual supply voltages for cell-based designs," in Proc. DAC, June 1999, pp. 62--67. Google ScholarDigital Library
- J. Hu et al., "Architecting voltage islands in core-based system-on-a-chip designs," in Proc. ILSPED, Aug. 2004, pp. 180--185. Google ScholarDigital Library
- K. Usami et al., "Automated low-power technique exploiting multiple supply voltages applied to a media processor," JSSC, vol. 33, no. 3, pp. 463--472, Mar. 1998.Google Scholar
- R. Puri et al., "Pushing ASIC performance in a power envelope," in Proc. DAC, June 2003, pp. 788--793. Google ScholarDigital Library
- S. Kulkarni, A. Srivastava, and D. Sylvester, "A new algorithm for improved VDD assignment in low power dual VDD systems," in Proc. ILSPED, Aug. 2004, pp. 200--205. Google ScholarDigital Library
- S. Raje and M. Sarrafzadeh, "Variable voltage scheduling," in Proc. Int. Symp. on Low Power Design, Apr. 1995, pp. 9--14. Google ScholarDigital Library
- Y. R. Lin et al., "Scheduling techniques for variable voltage low power designs," TODAES, vol. 2, no. 2, pp. 81--97, Apr. 1997. Google ScholarDigital Library
- M. C. Johnson and K. Roy, "Datapath scheduling with multiple supply voltages and level converters," TODAES, vol. 2, no. 3, pp. 227--248, July 1997. Google ScholarDigital Library
- J. Chang and M. Pedram, "Energy minimization using multiple supply voltages," TVLSI, vol. 5, no. 4, pp. 436--443, Dec. 1997. Google ScholarDigital Library
- W. Shiue and C. Chakrabarti, "Low-power scheduling with resources operating at multiple voltages," TCAS-II, vol. 47, no. 6, pp. 536--543, June 2000.Google ScholarCross Ref
- A. Manzak and C. Chakrabarti, "A low power scheduling scheme with resources operating at multiple voltages," TVLSI, vol. 10, no. 1, pp. 6--14, Feb. 2002. Google ScholarDigital Library
- K. Nose and T. Sakurai, "Optimization of VDD and VTH for low-power and high-speed applications," in Proc. ASP-DAC, Jan. 2000, pp. 469--474. Google ScholarDigital Library
- Synopsys, "NanoSim User Guide," Dec. 2007.Google Scholar
- G. Gupta et al., "Rapid estimation of control delay from high-level specifications," in Proc. DAC, July 2006, pp. 455--458. Google ScholarDigital Library
- T. Ahn et al., "Incremental analysis and elaboration of VHDL description," in Proc. APCHDL, Jan. 1996, pp. 128--131.Google Scholar
- J. Jeon et al., "High-level synthesis under multi-cycle interconnect delay," in Proc. ASP-DAC, Jan. 2001, pp. 662--667. Google ScholarDigital Library
- G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994. Google ScholarDigital Library
- A. Hashimoto and J. Stevens, "Wire routing by optimizing channel assignment within large apertures," in Proc. Design Automation Workshop, June 1971, pp. 155--169. Google ScholarDigital Library
- Synopsys, "Design Compiler User Guide," Mar. 2007.Google Scholar
- Synopsys, "Astro User Guide," June 2006.Google Scholar
- F. J. Kurdahi and A. C. Parker, "REAL: a program for register allocation," in Proc. DAC, June 1987, pp. 210--215. Google ScholarDigital Library
- D. Brelaz, "New methods to color the vertices of a graph," Comm. of the ACM, vol. 22, no. 4, pp. 251--256, Apr. 1979. Google ScholarDigital Library
- D. Kagaris and S. Tragoudas, "Maximum independent sets on transitive graphs and their applications in testing and CAD," in Proc. ICCAD, Nov. 1997, pp. 736--740. Google ScholarDigital Library
- T. Kuroda and M. Hamada, "Low-power CMOS digital design with dual embedded adaptive power supplies," JSSC, vol. 35, no. 4, pp. 652--655, Apr. 2000.Google Scholar
Index Terms
- Register allocation for high-level synthesis using dual supply voltages
Recommendations
Interconnect-aware low-power high-level synthesis
Interconnects (wires, buffers, clock distribution networks, multiplexers, and busses) consume a significant fraction of total circuit power. In this paper, we demonstrate the importance of optimizing on-chip interconnects for power during high-level ...
High-level synthesis for easy testability
EDTC '95: Proceedings of the 1995 European conference on Design and TestThis paper presents an attempt towards design quality improvement by incorporation of testability features during datapath high-level synthesis. This method is based on the use of hardware sharing possibilities to improve the testability of the circuit ...
Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesisThe importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Comments