Jianwei Chen
Murali Annavaram
Abstract
Parallel simulation is a technique to accelerate microarchitecture simulation of target CMPs by exploiting the inherent parallelism of host CMPs. In this paper, we explore the simulation paradigm of simulating each core of a target CMP in one thread and the spreading the threads across the hardware thread contexts of a host CMP. We introduce the concept of slack simulation where the Pthreads simulating different target cores do not synchronize after each simulated cycle, but rather they are given some slack. The slack is the difference in cycles between the simulated times of any two target cores. Small slacks,such as a few cycles, greatly improve the efficiency of parallel CMP simulations, with no or negligible simulation error. We have developed a simulation framework called SlackSim to experiment with various slack simulation schemes. Unlike previous attempts to parallelize multiprocessor simulations on distributed memory machines, SlackSim takes advantage of the efficient sharing of data in the host CMP architecture. We demonstrate the efficiency and accuracy of some well-known slack simulation schemes and of some new ones on SlackSim running on a state-of-the-art CMP platform.
- T. Austin, E. Larson and D. Ernst, "SimpleScalar: An I frastructure for Computer System Modeling", IEEE Computer, Feb. 2002, pp.59--67. Google Scholar
Digital Library
- J. Chen, M. Annavaram, and M. Dubois, "SlackSim: A Platform for Parallel Simulations of CMPs on CMPs", CENG-2008-6, Department of Electrical Engineering, University of Southern California, 2008.Google Scholar
- S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The Splash-2 Programs: Characterization and Methodological Considerations," in Proceedings of the International Symposium on Computer Architecture, pp.24--36, June 1995. Google ScholarDigital Library
- M. Chidester and A. George, "Parallel Simulation of Chip-multi-processor Architectures, "ACM Transactions on Modeling and Computer Simulation, Vol.12, Issue 3, pp.176--200, July 2002. Google ScholarDigital Library
- R.M. Fujimoto, "Parallel Discrete Event Simulation, "Communication of the ACM, Vol 33 No.10, pp.30--53, Oct. 1990. Google ScholarDigital Library
- N. Manjikian, "Multiprocessor enhancements of the SimpleScalar tool set, "ACM SIGARCH Computer Architecture News, Vol. 29, Issue 1, pp.8--15, Mar. 2001. Google ScholarDigital Library
- S.S. Mukherjee, S. Reinhardt, B. Falsafi, M. Litzkow, S. Huss-Lederman, M.D. Hill, J.R. Larus, and D.A. Wood, "Wisconsi Wind Tunnel II: A Fast, Portable Parallel Architecture Simulator," IEEE Concurrency, Vol.8 No.4, pp.12--20, 2000. Google ScholarDigital Library
Index Terms
- SlackSim: a platform for parallel simulations of CMPs on CMPs
Recommendations
SlackSim: a platform for parallel simulations of CMPs on CMPs
The fast simulation of chip multiprocessors (CMPs) presents a critical challenge to the architecture research community as both industry and academia shift their research focus to multicore design. Parallel simulation is a technique to accelerate ...
Scalable high-radix router microarchitecture using a network switch organization
As the system size of supercomputers and datacenters increases, cost-efficient networks become critical in achieving good scalability on those systems. High-radix routers reduce network cost by lowering the network diameter while providing a high ...
PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness
The authors address the design and performance analysis of partial-multiple-bus interconnection networks. They are bus architectures that have evolved from the multiple-bus structure by dividing buses into groups and reducing bus connections. Their ...
Comments