skip to main content
10.1145/1639950.1640004acmconferencesArticle/Chapter ViewAbstractPublication PagessplashConference Proceedingsconference-collections
poster

How lock contention affects energy use in a CMP server

Published: 25 October 2009 Publication History

Abstract

A server application running on a chip multiprocessor with many hardware threads often requires extra processor speed (and energy) because of lock contention. We show that boosting the processor speed for frequently contended critical sections in a Java VM can save more energy on a DVFS-enabled server.

References

[1]
David F. Bacon, Ravi Konuru, Chet Murthy, and Mauricio Serrano. Thin locks: featherweight synchronization for Java. In PLDI '98: Proc. ACM SIGPLAN 1998 Conf. on Programming language design and implementation, pages 258--268, 1998.
[2]
Vincent W. Freeh, Tyler K. Bletsch, and Freeman L. Rawson, III. Scaling and packing on a chip multiprocessor. In IEEE International Parallel and Distributed Processing Symposium (IPDPS’07), pages 1--8, 2007.
[3]
Wonyoung Kim, Meeta S. Gupta, Gu-Yeon Wei, and David Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. In International Symposium on High-Performance Computer Architecture (HPCA), pages 123--134, 2008.
[4]
Jian Li and Jose F. Martinez. Power-performance implications of thread-level parallelism on chip multiprocessors. In International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 124--134, 2005.
[5]
Xiaotao Liu, Prashant Shenoy, and Mark D. Corner. Chameleon: Application-level power management. IEEE Transactions on Mobile Computing, 7 (8): 995--1010, 2008. ISSN 1536--1233. http://doi.ieeecomputersociety.org/10.1109/TMC.2007.70767.
[6]
Yohei Ueda, Hideaki Komatsu, and Toshio Nakatani. Scalability study of a Java application server on two multi-core systems. In phEleventh Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), 2008.

Cited By

View all
  • (2020)Improvement of the Rice “Easy-to-Shatter” Trait via CRISPR/Cas9-Mediated Mutagenesis of the qSH1 GeneFrontiers in Plant Science10.3389/fpls.2020.0061911Online publication date: 25-May-2020

Index Terms

  1. How lock contention affects energy use in a CMP server

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    OOPSLA '09: Proceedings of the 24th ACM SIGPLAN conference companion on Object oriented programming systems languages and applications
    October 2009
    502 pages
    ISBN:9781605587684
    DOI:10.1145/1639950

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 25 October 2009

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. CMP
    2. DVFS
    3. Java
    4. energy efficiency
    5. lock contention

    Qualifiers

    • Poster

    Conference

    OOPSLA09
    Sponsor:

    Upcoming Conference

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 05 Mar 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2020)Improvement of the Rice “Easy-to-Shatter” Trait via CRISPR/Cas9-Mediated Mutagenesis of the qSH1 GeneFrontiers in Plant Science10.3389/fpls.2020.0061911Online publication date: 25-May-2020

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media