research-article

Reducing peak power with a table-driven adaptive processor core

Authors:

Vasileios Kontorinis,

Amirali Shayan,

Dean M. Tullsen,

Rakesh KumarAuthors Info & Claims

MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture

Pages 189 - 200

https://doi.org/10.1145/1669112.1669137

Published: 12 December 2009 Publication History

Abstract

The increasing power dissipation of current processors and processor cores constrains design options, increases packaging and cooling costs, increases power delivery costs, and decreases reliability. Much research has been focused on decreasing average power dissipation, which most directly addresses cooling costs and reliability. However, much less has been done to decrease peak power, which most directly impacts the processor design, packaging, and power delivery. This research proposes a new architecture which provides a significant decrease in peak power with limited performance loss. It does this through the use of a highly adaptive processor. Many components of the processor can be configured at different levels, but because they are centrally controlled, the architecture can guarantee that they are never all configured maximally at the same time. This paper describes this adaptive processor and explores mechanisms for transitioning between allowed configurations to maximize performance within a peak power constraint. Such an architecture can cut peak power by 25% with less than 5% performance loss; among other advantages, this frees 5.3% of total core area used for decoupling capacitors.

References

[1]

D. H. Albonesi. Selective cache-ways: On demand cache resource allocation. In Proc. of MICRO, 1999.

Digital Library

[2]

D. H. Albonesi, R. Balasubramonian, S. G. Dropsho, S. Dwarkadas, E. G. Friedman, M. C. Huang, V. Kursun, G. Magklis, M. L. Scott, G. Semeraro, P. Bose, A. Buyuktosunoglu, P. W. Cook, and S. E. Schuster. Dynamically tuning processor resources with adaptive processing. IEEE Computer, 2003.

Digital Library

[3]

B. Amelifard and M. Pedram. Optimal selection of voltage regulator modules in a power delivery network. In Proc. of DAC, 2007.

Digital Library

[4]

D. Brooks and M. Martonosi. Dynamic thermal management for high-performance microprocessors. In Proc. of HPCA, 2001.

Digital Library

[5]

D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. of ISCA, 2000.

Digital Library

[6]

A. Buyuktosunoglu, D. Albonesi, S. Schuster, D. Brooks, P. Bose, and P. Cook. A circuit level implementation of an adaptive issue queue for power-aware microprocessors. In Proc. of GLSVLSI, 2001.

Digital Library

[7]

A. Buyuktosunoglu, T. Karkhanis, D. Albonesi, and P. Bose. Energy efficient co-adaptive instruction fetch and issue. In Proc. of ISCA, 2003.

Digital Library

[8]

Y.-S. Chang, S. K. Gupta, and M. A. Breuer. Analysis of ground bounce in deep sub-micron circuits. In Proc. of VTS, 1997.

Digital Library

[9]

A. K. Coskun, R. Strong, D. M. Tullsen, and T. Simunic Rosing. Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors. In Proc. of SIGMETRICS, 2009.

Digital Library

[10]

S. Dropsho, A. Buyuktosunoglu, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, G. Semeraro, G. Magklis, and M. L. Scott. Integrating adaptive on-chip storage structures for reduced dynamic power. Technical report, Univ. of Rochester, 2002.

Digital Library

[11]

K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: simple techniques for reducing leakage power. In Proc. of ISCA, 2002.

Digital Library

[12]

E. Grochowski, D. Ayers, and V. Tiwari. Microarchitectural di/dt control. In Proc. of IEEE Design and Test, 2003.

Digital Library

[13]

A. Grove. IEDM 2002 Keynote Luncheon Speech.

[14]

Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose. Microarchitectural techniques for power gating of execution units. In Proc. of ISLPED, 2004.

Digital Library

[15]

Intel Corp. Intel Pentium 4 Processor in the 423-pin Package Thermal Design Guidelines, Nov. 2000.

[16]

C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In Proc. of MICRO, 2006.

Digital Library

[17]

ITRS. International Technology Roadmap for Semiconductors 2003, http://public.itrs.net.

[18]

S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. In Proc. of ISCA, 2001.

Digital Library

[19]

R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In Proc. of MICRO, 2003.

Digital Library

[20]

R. Kumar, D. Tullsen, N. Jouppi, and P. Ranganathan. Heterogeneous chip multiprocessing. IEEE Computer, 2005.

Digital Library

[21]

R. Kumar, D. M. Tullsen, and N. P. Jouppi. Core architecture optimization for heterogeneous chip multiprocessors. In Proc. of PACT, 2006.

Digital Library

[22]

B. C. Lee and D. Brooks. Efficiency trends and limits from comprehensive microarchitectural adaptivity. In Proc. of ASPLOS, 2008.

Digital Library

[23]

R. Maro, Y. Bai, and R. I. Bahar. Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors. In Proc. of PACS, 2001.

Digital Library

[24]

K. Meng, R. Joseph, R. P. Dick, and L. Shang. Multi-optimization power management for chip multiprocessors. In Proc. of PACT, 2008.

Digital Library

[25]

P. Muthana, A. Engin, M. Swaminathan, R. Tummala, V. Sundaram, B. Wiedenman, D. Amey, K. Dietz, and S. Banerji. Design, modeling, and characterization of embedded capacitor networks for core decoupling in the package. Trans. on Advanced Packaging, 2007.

[26]

K. Najeeb, V. V. R. Konda, S. K. S. Hari, V. Kamakoti, and V. M. Vedula. Power virus generation using behavioral models of circuits. In Proc. of VTS, 2007.

Digital Library

[27]

V. Pandit and W. H. Ryu. Multi-ghz modeling and characterization of on-chip power delivery network. In Proc. of EPEP, Oct. 2008.

[28]

M. D. Pant, P. Pant, D. S. Wills, and V. Tiwari. Inductive noise reduction at the architectural level. In Proc. of VLSID, 2000.

Digital Library

[29]

M. Popovich, A. V. Mezhiba, and E. G. Friedman. Power Distribution Networks with On-Chip Decoupling Capacitors. Springer, 2008.

Digital Library

[30]

M. D. Powell, A. Agarwal, T. N. Vijaykumar, B. Falsafi, and K. Roy. Reducing set-associative cache energy via way-prediction and selective direct-mapping. In Proc. of MICRO, 2001.

Digital Library

[31]

P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez, H. Clasen, G. Semino, J. Dong, D. Scott, B. Pitts, C. Raibaut, and U. Ko. 90nm low leakage soc design techniques for wireless applications. In Proc. of ISSCC, 2005.

[32]

J. Sartori and R. Kumar. Distributed peak power management for many-core architectures. In Proc. of DATE, Mar. 2009.

Digital Library

[33]

J. Sartori and R. Kumar. Three scalable approaches to improving many-core throughput for a given peak power budget. In Proc. of hiPC, Dec. 2009.

[34]

A. Shayan, X. Hu, H. Peng, W. Yu, W. Zhang, C.-K. Cheng, M. Popovich, X. Chen, L. Chua-Eaon, and X. Kong. Parallel flow to analyze the impact of the voltage regulator model in nanoscale power distribution network. In Proc. of ISQED, 2009.

Digital Library

[35]

T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proc. of ASPLOS, Oct. 2002.

Digital Library

[36]

S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Tech report CACTI 5.1. Technical report, HPL, 2008.

[37]

D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In Proc. of CMG Conference, 1996.

[38]

G. Unikowsky. Allocating decoupling capacitors to reduce simultaneous switching noise on chips. MIT PhD Thesis, 2004.

[39]

S. Yaldiz, A. Demir, S. Tasiran, Y. Leblebici, and P. Ienne. Characterizing and Exploiting Task-Load Variability and Correlation for Energy Management in Multi-Core Systems. In Proc. of Workshop ESTIMedia, 2005.

[40]

H. Yu, C. Chu, and L. He. Off-chip decoupling capacitor allocation for chip package co-design. In Proc. of DAC, 2007.

Digital Library

[41]

Y. Zhang, X. S. Hu, and D. Z. Chen. Task scheduling and voltage selection for energy minimization. In Proc. of DAC, 2002.

Digital Library

[42]

X. Zhou, P.-L. Wong, P. Xu, F. Lee, and A. Huang. Investigation of candidate VRM topologies for future microprocessors. Trans. on Power Electronics, Nov 2000.

Cited By

Ranjbar BSingh ASahoo SDziurzanski PKumar A(2024)Power Management of Multicore SystemsHandbook of Computer Architecture10.1007/978-981-97-9314-3_55(561-593)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_55
Ranjbar BSingh ASahoo SDziurzanski PKumar A(2023)Power Management of Multicore SystemsHandbook of Computer Architecture10.1007/978-981-15-6401-7_55-1(1-33)Online publication date: 1-Apr-2023
https://doi.org/10.1007/978-981-15-6401-7_55-1
Huang JLi RWei YAn JChang W(2021)Bi-Directional Timing-Power Optimisation on Heterogeneous Multi-Core ArchitecturesIEEE Transactions on Sustainable Computing10.1109/TSUSC.2020.30149126:4(572-585)Online publication date: 1-Oct-2021
https://doi.org/10.1109/TSUSC.2020.3014912
Show More Cited By

Recommendations

Simultaneous peak and average power minimization during datapath scheduling for DSP processors
GLSVLSI '03: Proceedings of the 13th ACM Great Lakes symposium on VLSI

The use of multiple supply voltages for energy and average power reduction is well researched and several works have appeared in the literature. However, in low power design using deep submicron and nanometer technology, the peak power, peak power ...
Peak power modeling for data center servers with switched-mode power supplies
ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

Accurately modeling server power consumption is critical in designing data center power provisioning infrastructure. However, to date, most research proposals have used average CPU utilization to infer the power consumption of clusters, typically ...
Graph theoretic approach for scan cell reordering to minimize peak shift power
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSI

Scan circuit testing generally causes excessive switching activity compared to normal circuit operation. This excessive switching activity causes high peak and average power consumption. Higher peak power causes, supply voltage droop and excessive heat ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture

December 2009

601 pages

ISBN:9781605587981

DOI:10.1145/1669112

General Chairs:
David Albonesi
Cornell
,
Margaret Martonosi
Princeton
,
Program Chairs:
David August
Princeton/Parakinetics
,
José Martínez
Cornell

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
IEEE-CS TG u-Arch

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 12 December 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Division of Computing and Communication Foundations

Conference

Micro-42

Sponsor:

SIGMICRO

Micro-42: The 42nd Annual IEEE/ACM International Symposium on Microarchitecture

December 12 - 16, 2009

New York, New York

Acceptance Rates

Overall Acceptance Rate 484 of 2,242 submissions, 22%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

40
Total Citations
View Citations
490
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Ranjbar BSingh ASahoo SDziurzanski PKumar A(2024)Power Management of Multicore SystemsHandbook of Computer Architecture10.1007/978-981-97-9314-3_55(561-593)Online publication date: 21-Dec-2024
https://doi.org/10.1007/978-981-97-9314-3_55
Ranjbar BSingh ASahoo SDziurzanski PKumar A(2023)Power Management of Multicore SystemsHandbook of Computer Architecture10.1007/978-981-15-6401-7_55-1(1-33)Online publication date: 1-Apr-2023
https://doi.org/10.1007/978-981-15-6401-7_55-1
Huang JLi RWei YAn JChang W(2021)Bi-Directional Timing-Power Optimisation on Heterogeneous Multi-Core ArchitecturesIEEE Transactions on Sustainable Computing10.1109/TSUSC.2020.30149126:4(572-585)Online publication date: 1-Oct-2021
https://doi.org/10.1109/TSUSC.2020.3014912
Devaraj RSarkar ABiswas S(2019)Supervisory Control Approach and its Symbolic Computation for Power-Aware RT SchedulingIEEE Transactions on Industrial Informatics10.1109/TII.2018.282456415:2(787-799)Online publication date: Feb-2019
https://doi.org/10.1109/TII.2018.2824564
Pal SPetrisko DTomei MGupta PIyer SKumar R(2019)Architecting Waferscale Processors - A GPU Case Study2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2019.00042(250-263)Online publication date: Feb-2019
https://doi.org/10.1109/HPCA.2019.00042
Lorenzon ASchneider Beck Filho AFrancisco Lorenzon ABeck Filho A(2019)The Impact of Parallel Programming Interfaces on EnergyParallel Computing Hits the Power Wall10.1007/978-3-030-28719-1_3(17-40)Online publication date: 6-Nov-2019
https://doi.org/10.1007/978-3-030-28719-1_3
Pal SPetrisko DBajwa AGupta PIyer SKumar R(2018)A Case for Packageless Processors2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2018.00047(466-479)Online publication date: Feb-2018
https://doi.org/10.1109/HPCA.2018.00047
Qin YRodero ISubedi PParashar MRigo S(2018)Exploring Power Budget Scheduling Opportunities and Tradeoffs for AMR-Based Applications2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)10.1109/CAHPC.2018.8645941(57-64)Online publication date: Sep-2018
https://doi.org/10.1109/CAHPC.2018.8645941
Cherupalli HDuwe HYe WKumar RSartori J(2017)Determining Application-Specific Peak Power and Energy Requirements for Ultra-Low-Power ProcessorsACM Transactions on Computer Systems10.1145/314805235:3(1-33)Online publication date: 26-Dec-2017
https://dl.acm.org/doi/10.1145/3148052
Cherupalli HDuwe HYe WKumar RSartori J(2017)Bespoke Processors for Applications with Ultra-low Area and Power ConstraintsACM SIGARCH Computer Architecture News10.1145/3140659.308024745:2(41-54)Online publication date: 24-Jun-2017
https://dl.acm.org/doi/10.1145/3140659.3080247
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten