ABSTRACT
The phase-change random access memory (PRAM) technology is fast maturing to production levels. Main advantages of PRAM are non-volatility, byte addressability, in-place programmability, low-power operation, and higher write endurance than that of current flash memories. However, the relatively low write bandwidth and the less-than-desirable write endurance of PRAM remain room for improvement. This paper proposes and evaluates Flip-N-Write, a simple microarchitectural technique to replace a PRAM write operation with a more efficient read-modify-write operation. On a write, after quick bit-by-bit inspection of the original data word and the new data word, Flip-N-Write writes either the new data word or the "flipped" value of it. Flip-N-Write introduces a single bit associated with each PRAM word to indicate whether the PRAM word has been flipped or not. We analytically and experimentally show that the proposed technique reduces the PRAM write time by half, more than doubles the write endurance, and achieves commensurate savings in write energy under the same instantaneous write power constraint. Due to its simplicity, Flip-N-Write is straightforward to implement within a PRAM device.
- S. J. Ahn et al. "Highly Manufacturable High Density Phase Change Memory of 64Mb and Beyond," Proc. Int'l Electron Devices Meeting (IEDM), May 2004.Google Scholar
- F. Bedeschi et al. "A Multi-Level-Cell Bipolar-Selected Phase-Change Memory," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2008.Google Scholar
- S. Cho, S. Demetriades, S. Evans, L. Jin, H. Lee, K. Lee, and M. Moeng. "TPTS: A Novel Framework for Very Fast Manycore Processor Architecture Simulation," Proc. Int'l Conf. Parallel Processing (ICPP), September 2008. Google ScholarDigital Library
- M. R. Guthaus et al. "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. Annual Workshop Workload Characterization (WWC), December 2001. Google ScholarDigital Library
- S. Hanzawa et al. "A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2007.Google Scholar
- Intel. Intel Atom Processor, http://www.intel.com/technology/atom/.Google Scholar
- S. Kang et al. "A 0.1μm 1.8V 256Mb 66MHz Synchronous Burst PRAM," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2006.Google Scholar
- S. V. Kumar, C. H. Kim, and S. S. Sapatnekar. "Impact of NBTI on SRAM Read Stability and Design for Reliability," Proc. Int'l Symp. Quality Electronic Design (ISQED), March 2006. Google ScholarDigital Library
- S. Lai. "Current status of the phase change memory and its future," Proc. Int'l Electron Devices Meeting (IEDM), May 2003.Google Scholar
- C. Lam. "Cell Design Considerations for Phase Change Memory as a Universal Memory," Proc. Symp. VLSI Technology, Systems and Applications (VLSI-TSA), April 2008.Google Scholar
- B. C. Lee, E. İpek, D. Burger, and O. Mutlu. "Architecting Phase Change Memory as a Scalable DRAM Alternative," Proc. Int'l Symp. Computer Architecture (ISCA), June 2009. Google ScholarDigital Library
- K.-J. Lee et al. "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2007.Google Scholar
- C.-K. Luk et al. "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation," Proc. Int'l Conf. Programming Languages Design and Implementation (PLDI), June 2005. Google ScholarDigital Library
- A. Moshovos, B. Falsafi, F. N. Najm, and N. Azizi. "A Case for Asymmetric-Cell Cache Memories," IEEE Trans. Very Large Scale Integration Systems (TVLSI), 13(7), July 2005. Google ScholarDigital Library
- M. Mouthaan. "Mass production phase-change RAM in June," http://www.hardware.info, May 2009.Google Scholar
- Nero AG. http://www.nero.com.Google Scholar
- New York Times. Pictures of the Day, http://www.nytimes.com/pages/multimedia/.Google Scholar
- Numonix. "The basics of phase change memory (PCM) technology," Technical White Paper, http://www.numonyx.com/Documents/WhitePapers/PCM_Basics_WP.pdf, 2008.Google Scholar
- M. K. Qureshi, V. Srinivasan, and J. A. Rivers. "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," Proc. Int'l Symp. Computer Architecture (ISCA), June 2009. Google ScholarDigital Library
- S. Raoux et al. "Phase-change random access memory: A scalable technology." IBM J. Res.&Dev., 52(4/5), July/September 2008. Google ScholarDigital Library
- B. Sinharoy et al. "POWER5 system microarchitecture," IBM J. Res.&Dev., 49(4/5), July/September 2005. Google ScholarDigital Library
- Standard Performance Evaluation Corporation. http://www.specbench.org.Google Scholar
- S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. Int'l Symp. Computer Architecture (ISCA), June 1995. Google ScholarDigital Library
- B.-D. Yang et al. "A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), May 2007.Google Scholar
- P. Zhou, B. Zhao, J. Yang, and Y. Zhang. "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," Proc. Int'l Symp. Computer Architecture (ISCA), June 2009. Google ScholarDigital Library
Index Terms
- Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance
Recommendations
Bit mapping for balanced PCM cell programming
ISCA '13: Proceedings of the 40th Annual International Symposium on Computer ArchitectureWrite bandwidth is an inherent performance bottleneck for Phase Change Memory (PCM) for two reasons. First, PCM cells have long programming time, and second, only a limited number of PCM cells can be programmed concurrently due to programming current ...
Odd/Even Invert coding for phase change memory with thermal crosstalk
Cloud based services demand a colossal amount of memory in order to satisfy their objectives. Phase-change memory (PCM) has emerged as one of the most promising memory technologies to feature in next generation memory systems. One of the key challenges ...
Bit mapping for balanced PCM cell programming
ICSA '13Write bandwidth is an inherent performance bottleneck for Phase Change Memory (PCM) for two reasons. First, PCM cells have long programming time, and second, only a limited number of PCM cells can be programmed concurrently due to programming current ...
Comments