Cited By
View all- Zimpeck AMeinhardt CArtola LReis RZimpeck AMeinhardt CArtola LReis R(2021)Reliability Challenges in FinFETsMitigating Process Variability and Soft Errors at Circuit-Level for FinFETs10.1007/978-3-030-68368-9_3(29-63)Online publication date: 4-Jan-2021
- Perez-Rivera ZTlelo-Cuautle EChampac V(2020)Gate Sizing Methodology with a Novel Accurate Metric to Improve Circuit Timing Performance under Process VariationsTechnologies10.3390/technologies80200258:2(25)Online publication date: 13-May-2020
- Jeong HOh SOh TKim HPark CRim WSong TJung S(2019)Bitline Charge-Recycling SRAM Write Assist Circuitry for
$V_{\mathrm{MIN}}$ - Show More Cited By