Chi-Chao Wang
ABSTRACT
Strain technology has been successfully integrated into CMOS fabrication to improve carrier transport properties since 90nm node. Due to the non-uniform stress distribution in the channel, the enhancement in carrier mobility, velocity, and threshold voltage shift strongly depend on circuit layout, leading to systematic performance variations among transistors. A compact stress model that physically captures this behavior is essential to bridge the process technology with design optimization. In this paper, starting from the first principle, a new layout-dependent stress model is proposed as a function of layout, temperature, and other device parameters. Furthermore, a method of layout decomposition is developed to partition the layout into a set of simple patterns for efficient model extraction. These solutions significantly reduce the complexity in stress modeling and simulation. They are comprehensively validated by TCAD simulation and published Si-data, including the state-of-the-art strain technologies and the STI stress effect. By embedding them into circuit analysis, the interaction between layout and circuit performance is well benchmarked at 45nm node.
- The International Technology Roadmap for Semiconductors (ITRS), 2008.Google Scholar
- K. Rim, "Fabrication and analysis of deep submicron strained-Si N-MOSFET's," TED, Vol. 47, no. 7, pp. 1406--1415, July 2000.Google ScholarCross Ref
- J-S Lim, et al., "Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs," EDL, vol. 25, no. 11, pp. 731--733, Nov. 2004.Google ScholarCross Ref
- H. Nii, et al., "A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL," in IEDM, pp. 685--688, 2006Google Scholar
- K. Ota, et al., "Novel locally strained channel technique for high performance 55nm CMOS," in IEDM, pp. 27--30, 2002.Google Scholar
- G. Scott, et al., "NMOS drive current reduction caused by transistor layout and trench isolation induced stress," in IEDM Tech. Dig., 1999, pp. 827--830.Google Scholar
- R. A. Bianchi, et al., "Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance," IEDM, pp. 117--120, 2002.Google Scholar
- H. Aikawa, et al., "Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique," in IEEE VLSI Symp, pp. 90--91, 2008.Google Scholar
- G. Eneman, et al., "Scalability of the Si1-xGex Source/Drain technology for the 45-nm technology node and beyond," TED, vol. 53, no. 7, pp. 1647--1656, Jul. 2006.Google ScholarCross Ref
- Taurus Tsuprem4, Manual, Oct. 2005. Version X-2005. 10.Google Scholar
- V. Moroz, et al., "The impact of layout on stress-enhanced transistor performance," pp. 143--146, SISPAD 2005.Google Scholar
- A. B. Kahng, et al., "Exploiting STI stress for performance," pp. 83--90, ICCAD, 2007 Google ScholarDigital Library
- V. Joshi, et al., "Leakage power reduction using stress-enhanced layouts," pp. 912--917, DAC 2008. Google ScholarDigital Library
- K-W Su, et al., "A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics," Custom Integrated Circuits Conference, pp. 245--248, 2003.Google Scholar
- BSIM4 Manual, Univ. California, Berkeley, CA, 2005.Google Scholar
- C. E. Murray, "Mechanics of edge effects in anisotropic thin film/substrate systems," Journal of Applied Physics, vol. 100, 103532, 2006.Google ScholarCross Ref
- M. V. Dunga, et al., "Modeling advanced FET technology in a compact model," TED, vol. 53, No. 9, pp. 1971--1978, Sept. 2006.Google ScholarCross Ref
- Taurus Medici, Manual, June 2006. Version Y-2006.06.Google Scholar
- Xi-Wei Lin, "Modeling of Proximity Effects in Nanometer MOS-FET's," IEEE/ACM Workshop on Compact Variability Modeling 2008.Google Scholar
- C. S. Smith, "Piezoresistance effect in Germanium and Silicon," Phys. Rev., Vol. 94, no. 1, pp. 42--49, 1954.Google ScholarCross Ref
- Y. Kanda, at el., "A graphical representation of the piezoresistance coefficients in silicon," TED, vol. 29, No. 1, pp. 64--70, Jan. 1982.Google ScholarCross Ref
- E. Ungersboeck, st al., "The effect of general strain on the band structure and electron mobility of silicon," TED, vol. 54, No. 9, pp. 2183--2190, Sept. 2007.Google ScholarCross Ref
- J. L. Egley and D. Chidambarrao, "Strain Effects on Device Characteristics: Implementation in Drift-Diffusion Simulators," SolidState Electronics, 36(12), pp. 1653--1664, 1993.Google ScholarCross Ref
- Sentaurus Device, Manual, June 2005. Version Y-2006. 06.Google Scholar
- G. L. Bir and G. E. Pikus, Symmetry and Strain-Induced Effects in Semiconductors, Wiley, New York, 1974.Google Scholar
- F. Payet, et al., "Nonuniform Mobility-Enhancement Techniques and Their Impact on Device Performance," TED, Vol. 55, no. 4, pp. 1050--1057, April 2008Google ScholarCross Ref
- D. Sinitsky, "Physics of future very large-sclae integration (VLSI) MOSFETs," Ph.D. dissertation, Univ. California, Berkeley, CA, 1997.Google Scholar
- W. Zhang, et al., "On the threshold voltage of strained-Si-Si1-xGex MOSFETs," TED, Vol. 52, no. 2, pp. 263--268, Feb. 2005.Google ScholarCross Ref
- S. M. Sze, Semiconductor Devices: Physics and Technology, 2nd ed., New York: John Wiley & Sons, 2002.Google Scholar
- Z.-H. Liu, et al., "Threshold Voltage Model for Deep-Submicrometer MOSFET's," TED, Vol. 40, no. 1, pp. 86--95, Jan. 1993.Google ScholarCross Ref
- W. Zhao, et al., "New generation of predictive technology model for sub-45nm design exploration," IEEE TED, vol. 53, no. 11, pp. 2816--2823, Nov. 2006. (Available at http://www.eas.asu.edu/~ptm)Google ScholarCross Ref
- A. R. Subramaniam, et al., "Design Rule Optimization of Regular Layout for Leakage Reduction in Nanoscale Design," in ASP-DAC, pp. 474--479, 2008. Google ScholarDigital Library
- H. Tsuno, et al., "Advanced analysis and modeling of MOSFET characteristic fluctuation caused by layout variation," in IEEE VLSI Symp, pp. 204--205, 2007.Google Scholar
- F. Andrieu, et al., "Experimental and Comparative Investigation of Low and High Field Transport in Substrate- and Process-Induced Strained Nanoscaled MOSFETs," in IEEE VLSI Symp, pp. 176--177, 2005.Google Scholar
- Marc J. Madou, "Fundamentals of microfabrication: the science of miniaturization," pp. 198, CRC Press, 2nd edition, 2002.Google Scholar
Index Terms
- Modeling of layout-dependent stress effect in CMOS design
Recommendations
Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization
ICCAD '09: Proceedings of the 2009 International Conference on Computer-Aided DesignWith the continuous shrinking of feature size, various effects due to shallow-trench-isolation (STI) stress are becoming more and more significant. The resulting nonuniform distribution of stress affects the MOSFET characteristics and hence changes the ...
Closed-form modeling of layout-dependent mechanical stress
DAC '10: Proceedings of the 47th Design Automation ConferenceModern CMOS technologies employ process-induced stress to improve carrier mobility and increase drive current. This stress has been shown to be strongly layout dependent; however there is a lack of physical models relating potential performance ...
Electrical Characterization and Source-Drain Voltage Dependent Mobility of P-Channel Organic Field-Effect Transistors Using MATLAB Simulation
AIMS '13: Proceedings of the 2013 1st International Conference on Artificial Intelligence, Modelling and SimulationWe demonstrate fabrication of bottom gate/top source-drain contacts for p-channel (small molecule) organic field-effect transistor (OFET) using pentacene as an active semiconductor layer and silicon dioxide (SiO2) as gate dielectric. The device exhibits ...
Comments