Masanori Kurimoto
Abstract
For Dynamic Voltage Scaling (DVS), we propose a novel design methodology. This methodology is composed of an error detection circuit and three technologies to reduce the area and power penalties which are the large issues for the conventional DVS with error detection. The proposed circuit, Phase-Adjustable Error Detection Flip-Flip (PEDFF), adjusts the clock phase of an additional FF for the timing error detection, based on the timing slack. 2-Stage Hold-Driven Optimization (2-SHDO) technology splits the hold-driven optimization in two stages. Slack-Based Grouping Scheme (SBGS) technology divides each timing path into appropriate groups based on the timing slack. Slack Distribution Control (SDC) technology improves the sharp distribution of the path delay at which the logic synthesis tool has relaxed the delay. We evaluate the methodology by simulating a 32-bit microprocessor in 90 nm CMOS technology. The proposed methodology reduces the energy consumption by 19.8% compared to non-DVS. The OR-tree's latency is shortened to 16.3% compared to the conventional DVS. The area and power penalties for delay buffers on short paths are reduced to 35.0% and 40.6% compared to the conventional DVS, respectively. The proposed methodology with SDC reduces the energy consumption by 17.0% on another example with the sharp slack distribution by the logic synthesis compared to non-DVS.
- Calhoun, B. H. and Chandrakasan, A. P. 2004. Standby power reduction using dynamic voltage scaling and canary flip-flop. IEEE J. Solid-State Circ. 39, 9, 1504--1511.Google Scholar
Cross Ref
- Das, S., Roberts, D., Lee, S., Pant, S., Blaauw, D., Austin, T., Flautner, K., and Mudge, T. 2006. A self-tuning DVS processor using delay-error detection and correction. IEEE J. Solid-State Circ. 41, 4, 792--804.Google ScholarCross Ref
- Das, S., Tokunaga, C., Pant, S., Ma, W.-H., Kalaiselvan, S., Lai, K., Bull, D. M., and Blaauw, D. T. 2009. RazorII: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid- State Circ. 44, 1, 32--48.Google ScholarCross Ref
- Hyung-Ock, K. and Shin, Y. 2005. Power-Aware slack distribution for hierarchical VLSI design. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). 4150--4153.Google Scholar
- Mahmoodi, H., Tirumalashetty, V., Cooke, M., and Roy, K. 2009. Ultra low-power clocking scheme using energy recovery and clock gating. IEEE Trans. Very Large Scale Integr. Syst. 17, 1, 33--44. Google ScholarDigital Library
- Nakai, M., Akui, S., Seno, K., Meguro, T., Seki, T., Kondo, T., Hashiguchi, A., Kawahara, H., Kumano, K., and Shimura, M. 2005. Dynamic voltage and frequency management for a low-power embedded microprocessor. IEEE J. Solid-State Circ. 40, 1, 28--35.Google ScholarCross Ref
- Nomura, M., Ikenaga, Y., Takeda, K., Nakazawa, Y., Aimoto, Y., and Hagihara, Y. 2006. Delay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes. IEEE J. Solid-State Circ. 41, 4, 805--814.Google ScholarCross Ref
- Rao, R. R., Blaauw, D., and Sylvester, D. 2006. Soft error reduction in combinational logic using gate resizing and flipflop selection. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'06). 502--509. Google ScholarDigital Library
- Su, Y., Chang, P.-H., Chang, S.-C., and Hwang, T. 2008. Synthesis of novel timing-error detection architecture. ACM Trans. Design Autom. Electron. Syst. 13, 1, Article 14. Google ScholarDigital Library
- Xiang, Q., Ma, Y., He, X., and Hong, X. 2008. IPOSA: A novel slack distribution algorithm for interconnect power optimization. In Proceedings of the 9th International Symposium on Quality Electronic Design (ISQED'08). 873--876. Google ScholarDigital Library
Index Terms
- Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling
Recommendations
Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling
DAC '08: Proceedings of the 45th annual Design Automation ConferenceError Detection FFs for Dynamic Voltage Scaling (DVS) has been proposed. This technique controls the clock phase based on the timing slack, and reduces the energy consumption by 19.8% compared to non-DVS. The error signal latency is shortened to 6.3%, ...
Dynamic voltage & frequency scaling with online slack measurement
FPGA '14: Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arraysTiming margins in FPGAs are already significant and as process scaling continues they will have to grow to guarantee operation under increased variation. Margins enforce worst-case operation even in typical conditions and result in devices operating ...
Slack redistribution for graceful degradation under voltage overscaling
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation ConferenceModern digital IC designs have a critical operating point, or "wall of slack", that limits voltage scaling. Even with an error-tolerance mechanism, scaling voltage below a critical voltage - so-called overscaling - results in more timing errors than can ...
Comments