research-article

Efficient FPGAs using nanoelectromechanical relays

Authors:

Kerem Akarvardar,

H.-S. Philip Wong,

Subhasish MitraAuthors Info & Claims

FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

Pages 273 - 282

https://doi.org/10.1145/1723112.1723158

Published: 21 February 2010 Publication History

Abstract

Nanoelectromechanical (NEM) relays are promising candidates for programmable routing in Field-Programmable-Gate Arrays (FPGAs). This is due to their zero leakage and potentially low on-resistance. Moreover, NEM relays can be fabricated using a low-temperature process and, hence, may be monolithically integrated on top of CMOS circuits. Hysteresis characteristics of NEM relays can be utilized for designing programmable routing switches in FPGAs without requiring corresponding routing SRAM cells. Our simulation results demonstrate that the use of NEM relays for programmable routing in FPGAs can simultaneously provide 43.6% footprint area reduction, 37% leakage power reduction, and up to 28% critical path delay reduction compared to traditional SRAM-based CMOS FPGAs at the 22nm technology node.

References

[1]

Akarvardar, K., et al., "Design Considerations for Complementary Nanoelectromechanical Logic Gates," Proc. Intl. Electron Dev. Meeting, pp. 299--302, 2007.

[2]

Akarvardar, K., et al., "Nanoelectromechanical Logic and Memory Devices," ECS transactions, Vol. 19, No. 1, pp. 49--59, 2009.

[3]

Akarvardar, K., et al., "Analog Nanoelectromechanical Relay With Tunable Transconductance," IEEE Electron Device Lett., Vol. 30, No. 11, pp. 1143--1145, 2009.

[4]

"40-nm Power Management and Advantages," Altera, 2008.

[5]

"Quartus II University Interface Program," Altera, www.altera.com/education/univ/research/unv--quip.html

[6]

Betz, V. and J. Rose, "VPR: A new packing placement and routing tool for FPGA research," Proc. Intl. Workshop Field-Programmable Logic Appl., pp. 213--222, 1997.

Digital Library

[7]

Betz, V., et. al, "Architecture and CAD for Deep-Submicron FPGAs," Kluwer Academic Publishers, 1999.

Digital Library

[8]

Braun, S., et al., "Row/Column Addressing Scheme for Large Electrostatic Actuator MEMS Switch Arrays and Optimization of the Operational Reliability by Statistical Analysis," J. MEMS, Vol. 17, No. 5, 2008.

[9]

Chen, F., et al., "Integrated Circuit Design with NEM Relays," Proc. Intl. Conf. CAD, pp. 750--757, Nov. 2008.

Digital Library

[10]

Chilstedt, S., et al., "Design and Evaluation of a Carbon Nanotube-Based Programmable Architecture," Intl. J. Parallel Programming, Vol. 37, No. 4, pp. 389--416, 2009.

Digital Library

[11]

Choi, W.Y., et al., "Compact Nano-Electro-Mechanical Non-Volatile Memory (NEMory) for 3D Integration," Proc. Intl. Electron Dev. Meeting, pp. 603--606, 2007.

[12]

Chong, S., et al., "Nanoelectromechanical (NEM) Relay Integrated with CMOS SRAM for Improved Stability and Low Leakage," Proc. Intl. Conf. CAD, Nov. 2009.

Digital Library

[13]

http://www.comsol.com/

[14]

Dadgour, H. F., and K. Banerjee, "Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications," Proc. Design Automation Conf., pp. 306--311, 2007.

Digital Library

[15]

De Los Santos, H. J., et al., "RF MEMS for Ubiquitous Wireless Connectivity: Part 1-Fabrication," IEEE Microwave Magazine, pp. 36--49, Dec. 2004.

[16]

Gojman, B., et al., "3D Nanowire-Based Programmable Logic," Proc. Intl. Conf. Nano-Networks and Workshops, pp. 1--5, 2006.

[17]

ITRS Report, Executive Summary, 2007.

[18]

Jahnes, C. V., et al., "Simultaneous Fabrication of RF MEMS Switches and Resonators using Copper-based CMOS Interconnect Manufacturing Methods," Proc. Intl Conf. Micro Electro Mechanical Systems (MEMS), pp. 789--792, 2004.

[19]

Jang, W. W., et al. "Fabrication and characterization of a nanoelectromechanical switch with 15-nm-thick suspension air gap," Appl. Phys. Lett., Vol. 92, No. 10, pp. 103--110, 2008.

[20]

V. Kaajakari, Practical MEMS, Small Gear Publishing, 2009.

[21]

Kuon, I., et al., "FPGA Architecture: Survey and Challenges," Foundations and Trends in Electronic Design Automation, Vol. 2, No. 2, pp. 135--253, 2007.

Digital Library

[22]

Kuon, I. and J. Rose, "Area and Delay Trade-offs in the Circuit and Architecture Design of FPGAs," Proc. ACM Intl. Symp. FPGA, pp. 149--158, 2008.

Digital Library

[23]

Lee, D., et al., "Scaling Limitations for Flexural Beams Used in Electronmechanical Devices," IEEE Trans. Electron Devices, Vol. 56, No. 4, pp. 688--691, 2009.

[24]

Lee, J.-O., et al., "3-Terminal Nanoelectromechanical Switching Device in Insulating Liquid Media for Low Voltage Operation and Reliability Improvement," Proc. Intl. Electron Dev. Meeting, Paper 9.5, 2009.

[25]

Lemieux, G., et al., "Directional and Single-Driver Wires in FPGA Interconnect," Proc. Intl. Conf. Field-Programmable Technology, pp. 41--48, 2004.

[26]

Lewis, D., et al., "The StratixTM Routing and Logic Architecture," Proc. ACM Intl. Symp. FPGA, pp. 10--12, 2003.

Digital Library

[27]

Li, F., et al., "Power Modeling and Characteristics of Field Programmable Gate Arrays," IEEE Trans CAD, Vol. 24, No. 11, pp. 1712--1724, Nov. 2005.

Digital Library

[28]

Nathanael, R., et al., "4-Terminal Relay Technology for Complementary Logic," Proc. Intl. Electron Dev. Meeting, Paper 9.4, 2009.

[29]

Olsen, K.H., et al., "Magnetic Core Memory," U.S. Patent 3161861, 1964.

[30]

Pistorius, J., et al., "Benchmarking Method and Designs Targeting Logic Synthesis for FPGAs," Proc. Intl. Workshop Logic and Synthesis pp. 230--237, 2007

[31]

http://www.eas.asu.edu/~ptm

[32]

Srinivasan, S., et al., "Leakage control in FPGA routing fabric," Proc. ASP--DAC, Vol. 1, pp. 661--664, 2005.

Digital Library

[33]

Tahoori, M. B., "Low-Overhead Defect Tolerance in Crossbar Nanoarchitectures," ACM J. Emerging Technol. Comput. Syst., Vol. 5, No. 2, July 2009.

Digital Library

[34]

Timsit, R.S., "Electrical Conduction through Small Contact Spots," Proc. IEEE Holm Conf. Electrical Contacts, pp. 184--191, 2004.

[35]

Tuan, T., et. al, "Leakage Power Analysis of a 90nm FPGA," Proc. Custom Integrated Circuits Conf., pp. 57--60, 2003.

[36]

"Power Consumption at 40 and 45nm," Xilinx, 2009.

[37]

Xilinx Inc., Virtex--6 Family Overview, Xilinx, www.xilinx.com/support/documentation/data_sheets/ds150.pdf

[38]

Yang, S., "Logic synthesis and optimization benchmarks, version 3.0," Tech. Report, MCNC, 1991.

[39]

Zhao, W., Y. Cao, "New generation of Predictive Technology Model for sub-45nm early design exploration," Proc. Intl. Symp. Quality Electronic Design, pp. 585--590, 2006.

Digital Library

[40]

Zhou, Y., et al., "Low Power FPGA Design Using Hybrid CMOS-NEMS Approach," Proc. Intl. Symp. Low Power Electronics and Design, pp. 14--19, 2007.

Digital Library

Cited By

Sikder UNaous RStojanovic VLiu T(2023)Non-Volatile Nano-Electro-Mechanical Switches and Hybrid Circuits in a 16 nm CMOS Back-End-of-Line ProcessIEEE Electron Device Letters10.1109/LED.2022.322170144:1(136-139)Online publication date: Jan-2023
https://doi.org/10.1109/LED.2022.3221701
Yoon JKwon HChoi W(2022)Multi-Layer Nanoelectromechanical (NEM) Memory Switches for Multi-Path RoutingIEEE Electron Device Letters10.1109/LED.2021.313057943:1(162-165)Online publication date: Jan-2022
https://doi.org/10.1109/LED.2021.3130579
Choi PLee YKim SKim TYoon J(2022)Electro-Thermally Actuated Non-Volatile Mechanical Memory With CMOS-Level Operation Voltage and Low Contact ResistanceJournal of Microelectromechanical Systems10.1109/JMEMS.2021.312010931:1(87-96)Online publication date: Feb-2022
https://doi.org/10.1109/JMEMS.2021.3120109
Show More Cited By

Index Terms

Efficient FPGAs using nanoelectromechanical relays
1. Hardware
  1. Emerging technologies

Recommendations

Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage
ICCAD '09: Proceedings of the 2009 International Conference on Computer-Aided Design

We present a hybrid nanoelectromechanical (NEM)/CMOS static random access memory (SRAM) cell, in which the two pull-down transistors of a conventional CMOS six transistor (6T) SRAM cell are replaced with NEM relays. This SRAM cell utilizes the infinite ...
Nano-electro-mechanical relays for FPGA routing: experimental demonstration and a design technique
DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe

Nano-Electro-Mechanical (NEM) relays are excellent candidates for programmable routing in Field Programmable Gate Arrays (FPGAs). FPGAs that combine CMOS circuits with NEM relays are referred to as CMOS-NEM FPGAs. In this paper, we experimentally ...
Efficient Routing in Coarse-Grained Reconfigurable Arrays Using Multi-Pole NEM Relays
ASPDAC '22: Proceedings of the 27th Asia and South Pacific Design Automation Conference

In this paper, we propose the use of multi-pole nanoelectromechanical (NEM) relays for routing multi-bit signals within a coarse-grained reconfigurable array (CGRA). We describe a CMOS-compatible multi-pole relay design that can be integrated in 3-D and ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

February 2010

308 pages

ISBN:9781605589114

DOI:10.1145/1723112

General Chair:
Peter Cheung
Imperial College London, UK
,
Program Chair:
John Wawrzynek
UC Berkeley, USA

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 February 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

FPGA '10

Sponsor:

SIGDA

FPGA '10: ACM/SIGDA International Symposium on Field Programmable Gate Arrays

February 21 - 23, 2010

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

66
Total Citations
View Citations
1,091
Total Downloads

Downloads (Last 12 months)21
Downloads (Last 6 weeks)2

Reflects downloads up to 25 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Sikder UNaous RStojanovic VLiu T(2023)Non-Volatile Nano-Electro-Mechanical Switches and Hybrid Circuits in a 16 nm CMOS Back-End-of-Line ProcessIEEE Electron Device Letters10.1109/LED.2022.322170144:1(136-139)Online publication date: Jan-2023
https://doi.org/10.1109/LED.2022.3221701
Yoon JKwon HChoi W(2022)Multi-Layer Nanoelectromechanical (NEM) Memory Switches for Multi-Path RoutingIEEE Electron Device Letters10.1109/LED.2021.313057943:1(162-165)Online publication date: Jan-2022
https://doi.org/10.1109/LED.2021.3130579
Choi PLee YKim SKim TYoon J(2022)Electro-Thermally Actuated Non-Volatile Mechanical Memory With CMOS-Level Operation Voltage and Low Contact ResistanceJournal of Microelectromechanical Systems10.1109/JMEMS.2021.312010931:1(87-96)Online publication date: Feb-2022
https://doi.org/10.1109/JMEMS.2021.3120109
Li YZhang YLiu JGong JWang JLai JTao XQu G(2022)AutoTEAIntegration, the VLSI Journal10.1016/j.vlsi.2022.06.01087:C(231-240)Online publication date: 1-Nov-2022
https://dl.acm.org/doi/10.1016/j.vlsi.2022.06.010
Reynolds JRana SWorsey ETang QKulsreshath MChong HPamunuwa D(2022)Single‐Contact, Four‐Terminal Microelectromechanical Relay for Efficient Digital LogicAdvanced Electronic Materials10.1002/aelm.2022005849:1(2200584)Online publication date: 6-Sep-2022
https://doi.org/10.1002/aelm.202200584
Zhong HCao SYang HLi X(2021)Dynamic Ternary Content-Addressable Memory Is Indeed Promising: Design and Benchmarking Using Nanoelectromechanical Relays2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474177(1100-1103)Online publication date: 1-Feb-2021
https://doi.org/10.23919/DATE51398.2021.9474177
Zhong HCao SJiang LAn XNarayanan VLiu YYang HLi X(2021)DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical RelaysIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.311562229:11(1981-1993)Online publication date: Nov-2021
https://doi.org/10.1109/TVLSI.2021.3115622
Sikder UHorace-Herron KYen TUsai GHutin LStojanovic VLiu T(2021)Toward Monolithically Integrated Hybrid CMOS-NEM CircuitsIEEE Transactions on Electron Devices10.1109/TED.2021.312240468:12(6430-6436)Online publication date: Dec-2021
https://doi.org/10.1109/TED.2021.3122404
Tatum LSikder ULiu T(2021)Design Technology Co-Optimization for Back-End-of-Line Nonvolatile NEM Switch ArraysIEEE Transactions on Electron Devices10.1109/TED.2021.306225168:4(1471-1477)Online publication date: Apr-2021
https://doi.org/10.1109/TED.2021.3062251
Sikder UKing Liu T(2021)3D Integrated CMOS-NEM Systems: Enabling Next-Generation Computing Technology2021 IEEE International Meeting for Future Electron Devices, Kansai (IMFEDK)10.1109/IMFEDK53601.2021.9637634(1-4)Online publication date: 17-Nov-2021
https://doi.org/10.1109/IMFEDK53601.2021.9637634
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten