skip to main content
10.1145/1723112.1723160acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
poster

A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only)

Published: 21 February 2010 Publication History

Abstract

This paper describes a multi-FPGA based platform for emulating the Loongson-2G micro-processor on different mother boards. This platform is developed targeting at verification and evaluation of the Loongson-2G micro-processor, which is the next generation of Loongson-2 family, composed by one four-issue, out-of-order execution way 64-bit MIPS-compatible processor core named GS464, one 1M byte secondary Cache, one HyperTransport IO interface, one DDR2/3 memory interface and some other low speed IO interfaces. Most parts of this micro-process are mapped into the multi-FPGA based platform which consists two Vertex-5 330 FPGA chips. Semi-custom partitioning tactics within the entire design flow are developed to synthesize the whole designed into the multi-FPGA based platform. Modifications in architectural level are applied to the original architecture of the chip, in order to make it easy to be partitioned into two parts. High speed SEDES of HyperTransport IO link and DDR2/3 memory interface are emulated by using several clocks with different clock phases. To resolve the problem that hard to debug in FPGA system, a method by software probe with help of injected hardware modules in FPGA is developed and used to debug the problem causing by behavior mismatching between the ASIC ram block and the FPGA ram block. Some evaluation work on performance of Loongson-2G is done on this multi-FPGA based platform as pre-silicon test. To the authors' knowledge, there has been no previous work on such a big design used for verification and evaluation.

References

[1]
HyperTransport Technology Consortium. HyperTransport I/O Link Specification Revision 1.03. 2001.
[2]
HyperTransport Technology Consortium. HyperTransport I/O Link Specification Revision 3.00a. 2006.
[3]
Chetana N. Keltcher, Kevin J. McGrath, Ardsher Ahmed and Pat Conway. "The AMD Opteron Processor For Multprocessor Servers". IEEE Micro, No.2, 2003.
[4]
Intel Corporation. "Intel Xeon Processor 7400 Series Datasheet". October 2008.
[5]
Cadence Design Systems. "Xtreme server". 2005. DOI=http://www.cadence.co.in/products/functionalver/xtremeserver/index.aspx
[6]
Helena Krupnova and Gabriele Saucier. FPGA-based Emulation: Industrial and Custom Prototyping Solutions. In Proceedings of International Conference of Field-Programmable Logic Applications. August 2000, pp. 68--77.
[7]
Cadence Design Systems. "Palladium accelerator/emulator". 2003. DOI=http://www.cadence.com/products/functionalver/palladium/index.aspx.
[8]
Ateshian, Peter and Zulaica, Daniel. "ARM Synthesizable Design with Actel FPGAs: with Mixed-Signal SoC Applications (set 3)". 2010.
[9]
Nathaniel Pinckney, Thomas Barr, Michael Dayringer, Matthew McKnett, Nan Jiang, Carl Nygaard, David Money Harris, Joel Stanley and Braden Phillips. A MIPS R2000 Implementation, DAC 2008 pp. 102-107.
[10]
Zhangxi Tan, Krste Asanovic and David Patterson. An FPGA Host-Multithreaded Functional Model for SPARC v8. In Proceedings of the 3rd Workshop on Architectural Research Prototyping. 2008.
[11]
Roland E. Wunderlich and James C. Hoe. In-system FPGA Prototyping of An Itanium Microarchitecture. ICCD 2004: In Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors. 2004, pp. 288-294.
[12]
Rod Blaine Foist, Cristian Sorin Grecu, André Ivanov and Robin F. B. Turner. "An FPGA Design Project: Creating a PowerPC Subsystem Plus User Logic". IEEE Transactions on Education, Volume 51, Issue 3, Aug. 2008, pp. 312--318.
[13]
Shih-Lien L. Lu, Peter Yiannacouras, Rolf Kassa, Michael Konow and Taeweon Suh. An FPGA-based Pentium® in a complete desktop system. In Proceedings of the 2007 ACM/ SIGDA 15th international symposium on Field programmable gate arrays. 2007, pp. 53--59.
[14]
Perry H. Wang, Jamison D. Collins, Chris T. Weaver, Belliappa Kuttanna, Shahram Salamian, Gautham N. Chinya, Ethan Schuchman, Oliver Schilling, Thorsten Doil, Sebastian Steibl and Hong Wang. Intel® atom" Processor Core Made FPGA-Synthesizable. FPGA '09: In Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays. 2009, pp. 209--218.
[15]
John Wawrzynek, David Patterson, Mark Oskin, Shih-Lien Lu, Christoforos Kozyrakis, James C. Hoe, Derek Chiou and Krste Asanovic. "RAMP: Research Accelerator for Multiple Processors". IEEE Micro, Vol.27, No.2, 2007.
[16]
Weiwu Hu, Fuxin Zhang and Zusong Li. "Microarchitecture of the Goodson-2 Processor". Journal of Computer Science and Technology. 2005, 20(2):243--249.
[17]
Weiwu Hu, Jian Wang, Xiang Gao, Yunji Chen, Qi Liu and Guojie Li. "Godson-3: A Scalable Multicore RISC Processor with x86 Emulation". IEEE Micro, Vol.29, No.2, 2009.
[18]
Weiwu Hu, Jiye Zhao, Shiqiang Zhong, Xu Yang, E. Guidetti and Christ Wu. "Implementing a 1GHz Four-issue Out-of-Order Execution Microprocessor in a Standard Cell ASIC Methodology". Journal of Computer Science and Technology. 2007,22(1),1--14.
[19]
MIPS technology. MIPS64® Architecture For Programmers Volume I: Introduction to the MIPS64® Architecture. 2008.
[20]
ARM®. AMBA® AXI Protocol v1.0 Specification. 2004.
[21]
Huandong Wang, Dan Tang, Xiang Gao and Yunji Chen. An Enhanced HyperTransport Controller with Cache Coherence Support for Multiple-CMP. NAS 2009. In Proceeding of IEEE International Conference on Networking, Architecture, and Storage. 2009, pp. 215--218.
[22]
Weiwu Hu, Weisong Shi and Zhimin Tang. JIAJIA: An SVM System Based on a New Cache Coherence Protocol. In Proceeding of HPCN'99, 1999, pp. 463--472.
[23]
Xilinx. "Virtex-5 Multi-Platform FPGAs". DOI=http://www.xilinx.com/products/virtex5/
[24]
Synplicity Inc. "Certify". DOI=http://www.synplicity.com/products/certify/
[25]
David Slogsnat, Alexander Giese, Ulrich Brüning. A versatile, low latency HyperTransport core. FPGA '07: In Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays. 2007, pp. 45--52 .
[26]
Adrian Carbine and Derek Feltham. "Pentium Pro processor design for test and debug". IEEE Design & Test of Computers. Vol.15, No.3, 1998, pp. 77--82.

Cited By

View all
  • (2012)Efficient in-system RTL verification and debugging using FPGAs (abstract only)Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays10.1145/2145694.2145753(269-269)Online publication date: 22-Feb-2012

Index Terms

  1. A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only)

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
    February 2010
    308 pages
    ISBN:9781605589114
    DOI:10.1145/1723112

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 21 February 2010

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. emulation
    2. evaluation
    3. fpga
    4. loongson
    5. multi-fpga
    6. verification

    Qualifiers

    • Poster

    Conference

    FPGA '10
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 125 of 627 submissions, 20%

    Upcoming Conference

    FPGA '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 17 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2012)Efficient in-system RTL verification and debugging using FPGAs (abstract only)Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays10.1145/2145694.2145753(269-269)Online publication date: 22-Feb-2012

    View Options

    View options

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media