Design space exploration of throughput-optimized arrays from recurrence abstractions (abstract only)
Abstract
Index Terms
- Design space exploration of throughput-optimized arrays from recurrence abstractions (abstract only)
Recommendations
An FPGA-based fault-tolerant 2D systolic array for matrix multiplications
Transactions on computational science XIIIThis paper proposes a method to implement fault-tolerant self-reconfigurable 2D systolic arrays to calculate matrix multiplications on FPGAs. The array uses a 1.5-track switching network for reconfiguration. The array implemented is compared to the ...
A reconfigurable HexCell-based systolic array architecture for evolvable hardware on FPGA
AbstractEvolvable hardware is a system that modifies its architecture and behavior to adapt with changes of the environment. It is formed by reconfigurable processing elements driven by an evolutionary algorithm. In this paper, we study a reconfigurable ...
Methodology to generate multi-dimensional systolic arrays for FPGAs using openCL (abstract only)
FPGA '14: Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arraysSystolic arrays (SA) in a FPGA provide a significant speed up on many scientific calculations through massive parallelism exploitation. The low-level hardware design of such complex SA is becoming more time-consuming and non-scalable with more ...
Comments
Information & Contributors
Information
Published In
![cover image ACM Conferences](/cms/asset/9fb52512-9f0d-4a60-9046-78cba60226d5/1723112.cover.jpg)
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Poster
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0