skip to main content
10.1145/1785481.1785483acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
invited-talk

A novel design framework for the design of reconfigurable systems based on NoCs

Published: 16 May 2010 Publication History

Abstract

In the last years, the embedded systems market is considerably grown, even though techniques and methodologies for the design of embedded systems, both from the hardware and the software point of view, have not been able to fully support this growth. Within this context, novel methodologies and design flows are required in order both to improve the quality and to shorten the time-to-market of very complex embedded systems.
In the above scenario, the main goals of this work are the definition of a novel reconfigurable Network-on-Chip (NoC) architecture characterized by a very high timing performance and a very low area usage, and the development of a framework for the design of Multi-Processor Systems-on-Chip (MPSoCs) based on the proposed NoC. The proposed design flow makes it possible to dynamically adapt and optimize the underlying NoC communication infrastructure to the application that is currently running on the device, even if its communications pattern is not known at design time. In particular, the backbone of the NoC is placed on the static regions, while the computational soft cores of the input applications are partitioned into islands and each island (along with its local portion of the NoC) is automatically mapped by the proposed design flow on a single reconfigurable region.
The physical devices used within this work are Xilinx FPGA devices, that allow, thanks to their capabilities of partial dynamic reconfiguration, the design of flexible MPSoCs.

Index Terms

  1. A novel design framework for the design of reconfigurable systems based on NoCs

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSI
      May 2010
      502 pages
      ISBN:9781450300124
      DOI:10.1145/1785481

      Sponsors

      In-Cooperation

      • IEEE CEDA
      • IEEE CASS

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 16 May 2010

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. design flow
      2. mapping algorithm
      3. network-on-chip
      4. reconfigurable computing

      Qualifiers

      • Invited-talk

      Conference

      GLSVLSI '10
      Sponsor:
      GLSVLSI '10: Great Lakes Symposium on VLSI 2010
      May 16 - 18, 2010
      Rhode Island, Providence, USA

      Acceptance Rates

      Overall Acceptance Rate 312 of 1,156 submissions, 27%

      Upcoming Conference

      GLSVLSI '25
      Great Lakes Symposium on VLSI 2025
      June 30 - July 2, 2025
      New Orleans , LA , USA

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • 0
        Total Citations
      • 139
        Total Downloads
      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 20 Jan 2025

      Other Metrics

      Citations

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media