skip to main content
10.1145/1787275.1787278acmconferencesArticle/Chapter ViewAbstractPublication PagescfConference Proceedingsconference-collections
research-article

SpiNNaker: impact of traffic locality, causality and burstiness on the performance of the interconnection network

Published: 17 May 2010 Publication History

Abstract

The SpiNNaker system is a biologically-inspired massively parallel architecture of bespoke multi-core System-on-Chips. The aim of its design is to simulate up to a billion spiking neurons in (biological) real-time. Packets, in SpiNNaker, represent neural spikes and these travel through the two-dimensional triangular torus network that connects the over 65 thousand nodes housed in the largest size of SpiNNaker.
The research question that we explore is the impact that spatial locality, temporal causality and burstiness of the traffic have on the performance of such interconnection network. Given the limited knowledge of neuron activity patterns, we propose and use synthetic traffic patterns which resemble biological neural traffic and allow tuning of spatial locality. Causality is explored by means of temporal patterns that maintain a specified overall network load while allowing at the node level autonomous causal traffic generation. Part of the traffic is generated automatically, but the remaining traffic is triggered by a spike arrival in the form of a packet or a burst of packets; as neural stimuli do. In this way, we generate non-uniform traffic patterns with an evolving concentration of activity at nodes which contain more active parts of the spiking neural network.
Given the application domain, the simulation-based study focuses on the real-time behavior of the system rather than focusing on standard HPC network metrics. The results show that the interconnection network of SpiNNaker can operate without dropping packets with traffic loads that exceed more than 3.5 times those required to simulate 109 spiking neurons, despite using non-local traffic. We also find that increments in the degree of traffic causality do not affect the performance of the system, but burstiness in the traffic can hurt performance.

References

[1]
K. Asanovic, J. Beck, J. Feldman, N. Morgan, J. Wawrzynek. "A supercomputer for neural computation." In Proc. 1994 Intl. Conf. on Neural Networks.
[2]
BlueBrain project. Available (September 2009) at: http://bluebrain.epfl.ch/.
[3]
M. Blumrich, et al. "Design and Analysis of the BlueGene/L Torus Interconnection Network". IBM Research Report RC23025 Dec. 2003.
[4]
P Dayan and L Abbott, "Theoretical Neuroscience". Cambridge: MIT Press, 2001.
[5]
S. A. Knock, A. R. McIntosh, O. Sporns, R. Kotter, P. Hagmann, V. K. Jirsa, "The effects of physiologically plausible connectivity structure on local and global dynamics in large scale brain models" Journal of Neurosicence Methods, 183(1), pp 86--94, 2009.
[6]
S Furber, S Temple, and A Brown, "On-chip and inter-chip networks for modelling large-scale neural systems," in Proc. International Symposium on Circuits and Systems, ISCAS-2006, Kos, Greece, May 2006.
[7]
S Furber, S Temple, "Neural Systems Engineering". Journal of The Royal Society Interface 4(13), pp 193--206, April 2007
[8]
H. Hellmich, M. Geike, P. Griep, P. Mahr, M. Rafanelli, H. Klar. "Emulation engine for spiking neurons and adaptive synaptic weights". In Proc. IEEE International Joint Conference on Neural Networks (IJCNN), 2005.
[9]
X. Jin, S. B. Furber, and J. V. Woods. "Efficient Modelling of Spiking Neural Networks on a Scalable Chip Multiprocessor". In Proc. of the International Joint Conference on Neural Networks, 2008.
[10]
M. M. Khan, D. R. Lester, L. A. Plana, A. Rast, X. Jin, E. Painkras and S. B. Furber. "SpiNNaker: Mapping Neural Networks onto a Massively-Parallel Chip Multiprocessor". Proc. 2008 International Joint Conference on Neural Networks (IJCNN2008).
[11]
M. M. Khan, J. Navaridas Palma, A. D. Rast, X. Jin, L. A. Plana, M. Luján, J. V. Woods, J. Miguel-Alonso, and S. B. Furber. "Event-Driven Configuration of a Neural Network CMP System over a Homogeneous Interconnect Fabric". 8th Intl Symposium on Parallel and Distributed Computing. July 2009. Lisbon, Portugal.
[12]
Microelectronics Division T.U. of Berlin. "Design and implementation of spiking neural networks". Available (September 2009) at: http://mikro.ee.tu-berlin.de/spinn.
[13]
J. Navaridas, M. Luján, J. Miguel-Alonso, L. A. Plana, S. B. Furber. "Understanding the Interconnection Network of SpiNNaker". 23rd International Conference on Supercomputing (ICS'09), June 8-12, 2009, York Town Heights, New York, USA.
[14]
P. Pfaerber and K. Asanovic. "Parallel neural network training on multispert". In Proc. IEEE Third International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP'97), 1997.
[15]
L. A. Plana, S. B. Furber, S. Temple, M. M. Khan, Y. Shi, J. Wu, and S. Yang. "A GALS Infrastructure for a Massively Parallel Multiprocessor". IEEE Design & Test of Computers, Volume: 24, Issue: 5, pp. 454--463, Sept.-Oct. 2007
[16]
L. A. Plana, J. Bainbridge, S. B. Furber, S. Salisbury, Y. Shi and J. Wu. "An on-chip and inter-chip communications network for the spinnaker massively-parallel neural net simulator," in Proc. 2nd ACM/IEEE Intl. Symposium on Networks-on-Chip, 2008, pp. 215--216.
[17]
F. J. Ridruejo, J. Miguel-Alonso. "INSEE: an Interconnection Network Simulation and Evaluation Environment". Lecture Notes in Computer Science, Volume 3648 / 2005 (Proc. Euro-Par 2005).
[18]
P. Hagmann, L. Cammoun, X. Gigandet, R. Meuli, C. J. Honey, et al., "Mapping the Structural Core of Human Cerebral Cortex", PloS. Biol. 6(7), 2008.

Cited By

View all
  • (2023)Efficient Algorithms for Accelerating Spiking Neural Networks on MAC Array of SpiNNaker 22023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)10.1109/AICAS57966.2023.10168559(1-5)Online publication date: 11-Jun-2023
  • (2022)A Survey on Neuromorphic Computing: Models and HardwareIEEE Circuits and Systems Magazine10.1109/MCAS.2022.316633122:2(6-35)Online publication date: Oct-2023
  • (2014)Exploring NoC jitter effect on simulation of spiking neural networks2014 International Conference on High Performance Computing & Simulation (HPCS)10.1109/HPCSim.2014.6903756(693-696)Online publication date: Jul-2014
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CF '10: Proceedings of the 7th ACM international conference on Computing frontiers
May 2010
370 pages
ISBN:9781450300445
DOI:10.1145/1787275
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 May 2010

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. interconnection networks
  2. massively parallel systems
  3. performance evaluation
  4. power-efficient architectures
  5. real-time applications
  6. spiking neural networks
  7. system-on-chip
  8. traffic characterization

Qualifiers

  • Research-article

Conference

CF'10
Sponsor:
CF'10: Computing Frontiers Conference
May 17 - 19, 2010
Bertinoro, Italy

Acceptance Rates

CF '10 Paper Acceptance Rate 30 of 113 submissions, 27%;
Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)6
  • Downloads (Last 6 weeks)0
Reflects downloads up to 02 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2023)Efficient Algorithms for Accelerating Spiking Neural Networks on MAC Array of SpiNNaker 22023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)10.1109/AICAS57966.2023.10168559(1-5)Online publication date: 11-Jun-2023
  • (2022)A Survey on Neuromorphic Computing: Models and HardwareIEEE Circuits and Systems Magazine10.1109/MCAS.2022.316633122:2(6-35)Online publication date: Oct-2023
  • (2014)Exploring NoC jitter effect on simulation of spiking neural networks2014 International Conference on High Performance Computing & Simulation (HPCS)10.1109/HPCSim.2014.6903756(693-696)Online publication date: Jul-2014
  • (2013)NanoMeshProceedings of the 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems10.1109/ASYNC.2013.17(40-49)Online publication date: 19-May-2013
  • (2011)Simulating and evaluating interconnection networks with INSEESimulation Modelling Practice and Theory10.1016/j.simpat.2010.08.00819:1(494-515)Online publication date: Jan-2011
  • (2011)Managing Burstiness and Scalability in Event-Driven Models on the SpiNNaker Neuromimetic SystemInternational Journal of Parallel Programming10.1007/s10766-011-0180-740:6(553-582)Online publication date: 23-Jul-2011

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media