research-article

Efficient cache design for solid-state drives

Authors:

Miaoqing Huang,

Olivier Serres,

Vikram K. Narayana,

Tarek El-Ghazawi,

Gregory NewbyAuthors Info & Claims

CF '10: Proceedings of the 7th ACM international conference on Computing frontiers

Pages 41 - 50

https://doi.org/10.1145/1787275.1787282

Published: 17 May 2010 Publication History

Abstract

Solid-State Drives (SSDs) are data storage devices that use solid-state memory to store persistent data. Flash memory is the de facto nonvolatile technology used in most SSDs. It is well known that the writing performance of flash-based SSDs is much lower than the reading performance due to the fact that a flash page can be written only after it is erased. In this work, we present an SSD cache architecture designed to provide a balanced read/write performance for flash memory. An efficient automatic updating technique is proposed to provide a more responsive SSD architecture by writing back stable but dirty flash pages according to a predetermined set of policies during the SSD device idle time. Those automatic updating policies are also tested and compared. Simulation results demonstrate that both reading and writing performance are improved significantly by incorporating the proposed cache with automatic updating feature into SSDs.

References

[1]

N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In Proc. the 2008 USENIX Annual Technical Conference, June 2008.

Digital Library

[2]

R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti. Introduction to flash memory. Proc. IEEE, 91(4):489--502, Apr. 2003.

[3]

J. S. Bucy, J. Schindler, S. W. Schlosser, and G. R. Ganger. The DiskSim Simulation Environment Version 4.0 Reference Manual. Parallel Data Laboratory, Carnegie Mellon University, May 2008.

[4]

Estesoft. http://www.estesoft.com.

[5]

L. J. Guibas and R. Sedgewick. A dichromatic framework for balanced trees. In Proc. the 19th Annual Symposium on Foundations of Computer Science (SFCS '78), pages 8--21, 1978.

Digital Library

[6]

J. L. Hennessy and D. A. Patterson. Computer architecture: a quantitative approach, 4th Edition. Morgan Kaufmann, Amsterdam, Boston, 2006.

Digital Library

[7]

IOzone Filesystem Benchmark. http://www.iozone.org.

[8]

H. Jo, J.-U. Kang, S.-Y. Park, J.-S. Kim, and J. Lee. FAB: flash-aware buffer management policy for portable media players. IEEE Trans. Consumer Electron., 52(2):485--493, May 2006.

Digital Library

[9]

S. Kang, S. Park, H. Jung, H. Shim, and J. Cha. Performance trade-offs in using NVRAM write buffer for flash memory-based storage devices. IEEE Trans. Comput., 58(6):744--758, June 2009.

Digital Library

[10]

J. Katcher. PostMark: a new file system benchmark. Technical Report TR3022, Network Appliance, Oct. 1997.

[11]

H. Kim and S. Ahn. BPLRU: a buffer management scheme for improving random writes in flash storage. In Proc. the 6th USENIX Conference on File and Storage Technologies (FAST'08), pages 239--252, Feb. 2008.

Digital Library

[12]

J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for compact flash systems. IEEE Trans. Consumer Electron., 48(2):366--375, May 2002.

Digital Library

[13]

D. Lee, S. H. Noh, S. L. Min, and Y. Cho. Efficient caching algorithms for two-level disk cache hierarchies. In Proc. the Eighth Annual Symposium on Combinatorial Pattern Matching, 1997.

[14]

C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computing Systems (TECS), 7(4):38:1--38:23, July 2008.

Digital Library

[15]

D. Roberts, T. Kgil, and T. Mudge. Integrating nand flash devices onto servers. Communications of the ACM, 52(4):98--103, Apr. 2009.

Digital Library

[16]

D. Seo and D. Shin. Recently-evicted-first buffer replacement policy for flash storage devices. IEEE Trans. Consumer Electron., 54(3):1228--1235, Aug. 2008.

Digital Library

[17]

E. Shriver, A. Merchant, and J. Wilkes. An analytic behavior model for disk drives with readahead caches and request reordering. In Proc. the 1998 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, pages 182--191, 1998.

Digital Library

[18]

A. J. Smith. Disk cache-miss ratio analysis and design considerations. ACM Transactions on Computer Systems, 3(3):161--203, Aug. 1985.

Digital Library

[19]

J. F. Cigas. Efficient and realistic simulation of disk cache performance. In Proc. the 21st Annual Symposium on Simulation, pages 131--141, 1988.

Digital Library

Cited By

Sun HTong HYue YQin X(2024)LAC: A Workload Intensity-Aware Caching Scheme for High-Performance SSDsIEEE Transactions on Computers10.1109/TC.2024.338529073:7(1738-1752)Online publication date: Jul-2024
https://doi.org/10.1109/TC.2024.3385290
Sun HDai SHuang JYue YQin X(2023)DAC: A dynamic active and collaborative cache management scheme for solid state disksJournal of Systems Architecture10.1016/j.sysarc.2023.102896140(102896)Online publication date: Jul-2023
https://doi.org/10.1016/j.sysarc.2023.102896
Tripathy SSatpathy M(2022)SSD internal cache management policiesJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2021.102334122:COnline publication date: 1-Jan-2022
https://dl.acm.org/doi/10.1016/j.sysarc.2021.102334
Show More Cited By

Index Terms

Efficient cache design for solid-state drives
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory
      1. Dynamic memory

Recommendations

Improving the Performance of On-Board Cache for Flash-Based Solid-State Drives
NAS '12: Proceedings of the 2012 IEEE Seventh International Conference on Networking, Architecture, and Storage

Flash-based Solid-State Drives (SSDs) are data storage devices that use flash memory to store persistent data. Previously we presented a centralized on-board cache for SSDs to improve the response time and reduce the physical writes to the flash media. ...
Design and Implementation of a Log-Structured File System for Flash-Based Solid State Drives

Even in modern SSDs, the disparity between random and sequential write bandwidth is more than 10-fold. Moreover, random writes can shorten the limited lifespan of SSDs because they incur more NAND block erases per write. To overcome the problems of ...
Write amplification analysis in flash-based solid state drives
SYSTOR '09: Proceedings of SYSTOR 2009: The Israeli Experimental Systems Conference

Write amplification is a critical factor limiting the random write performance and write endurance in storage devices based on NAND-flash memories such as solid-state drives (SSD). The impact of garbage collection on write amplification is influenced by ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CF '10: Proceedings of the 7th ACM international conference on Computing frontiers

May 2010

370 pages

ISBN:9781450300445

DOI:10.1145/1787275

General Chair:
Nancy M. Amato
Texas A&M University, USA
,
Program Chairs:
Hubertus Franke
IBM Research, USA
,
Paul H.J. Kelly
Imperial College London, UK

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 May 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

CF'10

Sponsor:

SIGMICRO

CF'10: Computing Frontiers Conference

May 17 - 19, 2010

Bertinoro, Italy

Acceptance Rates

CF '10 Paper Acceptance Rate 30 of 113 submissions, 27%;

Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Sponsor:
sigmicro

22nd ACM International Conference on Computing Frontiers

May 28 - 30, 2025

Cagliari , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
510
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Sun HTong HYue YQin X(2024)LAC: A Workload Intensity-Aware Caching Scheme for High-Performance SSDsIEEE Transactions on Computers10.1109/TC.2024.338529073:7(1738-1752)Online publication date: Jul-2024
https://doi.org/10.1109/TC.2024.3385290
Sun HDai SHuang JYue YQin X(2023)DAC: A dynamic active and collaborative cache management scheme for solid state disksJournal of Systems Architecture10.1016/j.sysarc.2023.102896140(102896)Online publication date: Jul-2023
https://doi.org/10.1016/j.sysarc.2023.102896
Tripathy SSatpathy M(2022)SSD internal cache management policiesJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2021.102334122:COnline publication date: 1-Jan-2022
https://dl.acm.org/doi/10.1016/j.sysarc.2021.102334
Sun HDai SHuang JQin X(2021)Co-Active: A Workload-Aware Collaborative Cache Management Scheme for NVMe SSDsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2021.305202832:6(1437-1451)Online publication date: 1-Jun-2021
https://doi.org/10.1109/TPDS.2021.3052028
Tarihi MAsadi HHaghdoost AArjomand MSarbazi-Azad H(2016)A Hybrid Non-Volatile Cache Design for Solid-State Drives Using Comprehensive I/O CharacterizationIEEE Transactions on Computers10.1109/TC.2015.245597865:6(1678-1691)Online publication date: 6-May-2016
https://dl.acm.org/doi/10.1109/TC.2015.2455978
Hu YJiang HFeng DLuo HTian L(2015)PASS: A Proactive and Adaptive SSD buffer Scheme for data-intensive workloads2015 IEEE International Conference on Networking, Architecture and Storage (NAS)10.1109/NAS.2015.7255206(54-63)Online publication date: Aug-2015
https://doi.org/10.1109/NAS.2015.7255206
Sato TNakamura TMuraoka H(2014)A Proposal for Method of Hybrid Storage System to Improve Sequential Access Transfer Rate for Workloads with Low Access Localityシーケンシャルアクセス転送速度を改善する低アクセスローカリティ向けハイブリッドストレージシステム方式の提案IEEJ Transactions on Electronics, Information and Systems10.1541/ieejeiss.134.1746134:11(1746-1754)Online publication date: 2014
https://doi.org/10.1541/ieejeiss.134.1746
Huang MMen L(2012)Improving the Performance of On-Board Cache for Flash-Based Solid-State DrivesProceedings of the 2012 IEEE Seventh International Conference on Networking, Architecture, and Storage10.1109/NAS.2012.43(283-287)Online publication date: 28-Jun-2012
https://dl.acm.org/doi/10.1109/NAS.2012.43
Al-Sabateen JAlomari SSumari P(2012)Cost Benefit Processor: Video Allocation Algorithm for Flash-based Solid State DisksProcedia - Social and Behavioral Sciences10.1016/j.sbspro.2012.06.47946(5581-5587)Online publication date: 2012
https://doi.org/10.1016/j.sbspro.2012.06.479

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten