Cited By
View all- Whangbo JLim EZhang CAnderson KGonzalez AGupta RKrishnakumar NKarandikar SNikolić BShao YAsanović K(2024)FireAxe: Partitioned FPGA-Accelerated Simulation of Large-Scale RTL Designs2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA)10.1109/ISCA59077.2024.00044(501-515)Online publication date: 29-Jun-2024
- Ottaviano ABalas RBambini GDel Vecchio ACiani MRossi DBenini LBartolini A(2024)ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal EmulationInternational Journal of Parallel Programming10.1007/s10766-024-00761-452:1-2(93-123)Online publication date: 1-Apr-2024
- Elsabbagh FSheikhha SYing VNguyen QEmer JSanchez D(2023)Accelerating RTL Simulation with Hardware-Software Co-DesignProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3614257(153-166)Online publication date: 28-Oct-2023
- Show More Cited By