Abdulhadi Shoufan
Guido Rößling
ABSTRACT
This paper presents the VISUAL-VHDL platform for visualizing digital circuit synthesis based on the hardware description language VHDL. VISUAL-VHDL enables students to enter VHDL code and control an animation process, which shows step-by-step how the different language constructs are treated to synthesize a complete digital circuit. It also enables the visualization of the Quine-McCluskey algorithm, which is embedded in our tool to optimize the circuit resulting from synthesizing the VHDL code. The drag and drop schematic editor for entering and parameterizing digital circuits can be used by educators and students to effectively produce circuit diagrams.
- Ainhoa Etxebarria, Inigo J. Oleagordia, and Manuel Sanchez. An Educational Environment For VHDL Hardware Description Language Using The WWW and Specific Workbench. Frontiers in Education Conference, pages 2C 2--7, 2001. Google Scholar
Digital Library
- Eladio Gutierrez, Maria A. Trenas, Julian Ramos, Francisco Corbera, and Sergio Romero. A new Moodle module supporting automatic verification of VHDL-based assignments. Computers & Education, 54(2):562--577, 2009. Google ScholarDigital Library
- Christopher D. Hundhausen, Sarah A. Douglas, and John T. Stasko. A meta-study of algorithm visualization effectiveness. Journal of Visual Languages and Computing, 13(3):259--290, 2002.Google ScholarCross Ref
- IEEE-ACM. Curriculum guidelines for undergraduate degree programs in computer engineering, 2004. http://www.eng.auburn.edu/ece/CCCE/CCCE-FinalReport-2004Dec12.pdf.Google Scholar
- David A. Poplawski and Zachary Kurmas. JLS: a pedagogically targeted logic design and simulation tool. In ITiCSE '08: Proceedings of the 13th annual conference on Innovation and technology in computer science education, page 314, New York, NY, USA, 2008. ACM. Google ScholarDigital Library
- Guido Rößling and Bernd Freisleben. Animal: A System for Supporting Multiple Roles in Algorithm Animation. Journal of Visual Languages and Computing, 13(2):341--354, 2002.Google ScholarCross Ref
- Guido Rößling and Peter Schroeder. Animalipse -- An Eclipse Plugin for AnimalScript. In Guido Rößling and J. Angel Velazquez-Iturbide, editors, Proceedings of the Fifth Program Visualization Workshop, Madrid, Spain, pages 95--102, 2008.Google Scholar
- Assim Sagahyroon. From AHPL to VHDL: A course in hardware description languages. IEEE Transactions on Education, 43(4):449--454, 2000. Google ScholarDigital Library
- Richard M. Salter and John L. Donaldson. Using DLSim 3: a scalable, extensible, multi-level logic simulator. In ITiCSE '08: Proceedings of the 13th annual conference on Innovation and technology in computer science education, page 315, New York, NY, USA, 2008. ACM. Google ScholarDigital Library
- M. Eduard Tudoreanu and Eileen Kraemer. Balanced cognitive load significantly improves the effectiveness of algorithm animation as a problem-solving tool. J. Vis. Lang. Comput., 19(5):598--616, 2008. Google ScholarDigital Library
- G. Vastianos. Boolean functions' minimisation software based on the Quine-McCluskey method, 2008. Software Notes, (Draft Version).Google Scholar
Index Terms
- A platform for visualizing digital circuit synthesis with VHDL
Recommendations
On the use of VHDL-based behavioral synthesis for telecom ASIC design
ISSS '95: Proceedings of the 8th international symposium on System synthesisAbstract: VHDL-based behavioral synthesis is appearing on the market but it still has to prove that it can have a significant impact. In the past, most applications for behavioral synthesis came from the DSP area and from the academic world. In contrast,...
VLSI design of a custom ASIC using VHDL for converting 12-bit binary to BCD
SSST '95: Proceedings of the 27th Southeastern Symposium on System Theory (SSST'95)Very large scale integration (VLSI) and hardware description languages, such as VHDL, are rapidly becoming an integral part of the tools used for advanced digital design. VLSI can reduce numerous TTL parts and hundreds of connecting wives to a single ...
Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications
EDTC '97: Proceedings of the 1997 European conference on Design and TestA design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modern design from the link level to the gate level. The methodology uses a C++-based untimed dataflow system ...
Comments