skip to main content
10.1145/1830483.1830710acmconferencesArticle/Chapter ViewAbstractPublication PagesgeccoConference Proceedingsconference-collections
research-article

Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation

Published: 07 July 2010 Publication History

Abstract

In this paper, we apply multi-objective evolutionary computation to the synthesis of real-time, embedded, heterogeneous, multiprocessor systems (briefly, Multiprocessor Systems-on-Chip or MP-SoCs). Our approach simultaneously explores the architecture, the mapping and the scheduling of the system, by using multi-objective evolution. In particular, we considered three approaches: a multi-objective genetic algorithm, multi-objective Simulated Annealing, and multi-objective Tabu Search. The algorithms search for optimal architectures, in terms of processing elements (processors and hardware accelerators) and communication infrastructure, and for the best mappings and schedules of multi-rate real-time applications given objectives such as: system area, hard and soft dead-lines violations, dimensions of memory buffers. We formalize the problem, describe our flow and compare the three algorithms, dis- cussing which one performs better with respect to different classes of applications.

References

[1]
T. Blickle, J. Teich, and L. Thiele. System-level synthesis using evolutionary algorithms. Design Automation for Embedded Systems, 3(1):23--58, 1998.
[2]
P. Czyzak and A. Jaszkiewicz. Pareto simulated annealing - a metaheuristic technique for multiple-objective combinatorial optimization. Journal of Multi-Criteria Decision Analysis, 7(1):34--47, 1998.
[3]
R. P. Dick and N. K. Jha. MOGAC: a multiobjective genetic algorithm for hardware-softwarecosynthesis of distributed embedded systems. IEEE TCAD, 17(10):920--935, Oct. 1998.
[4]
R. P. Dick, D. L. Rhodes, and W. Wolf. Tgff: task graphs for free. In CODES/CASHE '98, pages 97--101, 1998.
[5]
M. Erickson, A. Mayer, and J. Horn. The Niched Pareto Genetic Algorithm 2 Applied to the Design of Groundwater Remediation Systems. In E. Zitzler, K. Deb, L. Thiele, C. A. C. Coello, and D. Corne, editors, First International Conference on Evolutionary Multi-Criterion Optimization, pages 681--695. Springer-Verlag, 2001.
[6]
M. P. Hansen. Tabu Search in Multiobjective Optimisation: MOTS. In MCDM '97, pages 2--19, 1997.
[7]
K. Lahiri, A. Raghunathan, and S. Dey. Efficient exploration of the SoC communication architecture design space. In ICCAD '00, pages 424--430, 2000.
[8]
P. Lieverse, P. Van Der Wolf, K. Vissers, and E. Deprettere. A methodology for architecture exploration of heterogeneous signal processing systems. The Journal of VLSI Signal Processing, 29(3):197--207, 2001.
[9]
M. Lukasiewycz, M. Streubühr, M. Glaß, C. Haubelt, and J. Teich. Combined System Synthesis and Communication Architecture Exploration for MPSoCs. In DATE '09, pages 472--477, April 20-24 2009.
[10]
J. Madsen and P. Bjørn-Jørgensen. Embedded system synthesis under memory constraints. In CODES '99, pages 188--192, 1999.
[11]
M. Muller. The challenges of embedded system design, keynote. In CODES '05, page 3, 2005.
[12]
R. Niemann and P. Marwedel. An algorithm for hardware/software partitioning using mixed integer linear programming. Design Automation for Embedded Systems, 2(2):165--193, 1997.
[13]
H. Nikolov, T. Stefanov, and E. Deprettere. Systematic and automated multiprocessor system design, programming, and implementation. IEEE TCAD, 27(3):542--555, Mar. 2008.
[14]
K. I. Smith, R. M. Everson, J. E. Fieldsend, C. Murphy, and R. Misra. Dominance-Based Multiobjective Simulated Annealing. IEEE Transactions on Evolutionary Computation, 12(3):323--342, June 2008.
[15]
G. Wang, W. Gong, and R. Kastner. Application partitioning on programmable platforms using the ant colony optimization. Journal of Embedded Computing, 2(1):119--136, 2006.
[16]
T. Wiangtong, P. Cheung, and W. Luk. Comparing three heuristic search methods for functional partitioning in hardware-software codesign. Design Automation for Embedded Systems, 6(4):425--449, 2002.

Cited By

View all
  • (2020)Invited: Software Defined Accelerators From Learning Tools Environment2020 57th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18072.2020.9218489(1-6)Online publication date: Jul-2020
  • (2015)DeSpErate++: An Enhanced Design Space Exploration Framework Using Predictive Simulation SchedulingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2014.237963434:2(293-306)Online publication date: Feb-2015
  • (2013)An Integrated Approach for Modeling, Analysis and Optimization of Systems whose Design Follows the EAST-ADL2/AUTOSAR MethodologySAE International Journal of Passenger Cars - Electronic and Electrical Systems10.4271/2013-01-12256:1(276-286)Online publication date: 8-Apr-2013
  • Show More Cited By

Index Terms

  1. Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Conferences
      GECCO '10: Proceedings of the 12th annual conference on Genetic and evolutionary computation
      July 2010
      1520 pages
      ISBN:9781450300728
      DOI:10.1145/1830483
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Sponsors

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 07 July 2010

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. multi-objective evolution
      2. systems-on-chip synthesis

      Qualifiers

      • Research-article

      Conference

      GECCO '10
      Sponsor:

      Acceptance Rates

      Overall Acceptance Rate 1,669 of 4,410 submissions, 38%

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 05 Mar 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2020)Invited: Software Defined Accelerators From Learning Tools Environment2020 57th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18072.2020.9218489(1-6)Online publication date: Jul-2020
      • (2015)DeSpErate++: An Enhanced Design Space Exploration Framework Using Predictive Simulation SchedulingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2014.237963434:2(293-306)Online publication date: Feb-2015
      • (2013)An Integrated Approach for Modeling, Analysis and Optimization of Systems whose Design Follows the EAST-ADL2/AUTOSAR MethodologySAE International Journal of Passenger Cars - Electronic and Electrical Systems10.4271/2013-01-12256:1(276-286)Online publication date: 8-Apr-2013
      • (2013)Software Architecture Optimization MethodsIEEE Transactions on Software Engineering10.1109/TSE.2012.6439:5(658-683)Online publication date: 1-May-2013
      • (2012)Architecture-driven reliability optimization with uncertain model parametersJournal of Systems and Software10.1016/j.jss.2012.04.05685:10(2340-2355)Online publication date: 1-Oct-2012

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Figures

      Tables

      Media

      Share

      Share

      Share this Publication link

      Share on social media