skip to main content
10.1145/1837274.1837386acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

NTPT: on the end-to-end traffic prediction in the on-chip networks

Published: 13 June 2010 Publication History

Abstract

Power and thermal distribution are critical issues in chip multiprocessors (CMPs). Most previous studies focus on cores and on-chip memory subsystems and discuss how to reduce their power and control thermal distribution by using dynamic voltage/frequency scaling. However, the on-chip interconnection network, or network-on-chip (NoC), is also an important source of power consumption and heat generation. Particularly, the traffic flowing through the NoC affects directly its power and thermal distribution. Unfortunately, very few works discuss the dynamism of NoC. A key technique for NoC management is to capture its traffic patterns and predict future behaviors. In this paper, we propose a table-driven predictor called Network Traffic Prediction Table (NTPT) for recording and predicting traffic in NoC. The most unique feature of NTPT is its ability to predict end-to-end traffic, rather than switch-to-switch traffic. Thus, more application behaviors can be captured and monitored. Evaluations on Tilera's TILE64 show that NTPT has very high prediction accuracy. Analyses also show that it incurs a low area overhead and is very feasible.

References

[1]
S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook. Tile64 -processor: A 64-core soc with mesh interconnect. In Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 88--598, Feb. 2008.
[2]
Y. S.-C. Huang, K. C.-K. Chou, and C.-T. King. Ntpt: On the end-to-end traffic prediction in the on-chip networks. Technical report, 2010.
[3]
C. Isci, G. Contreras, and M. Martonosi. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 359--370, Washington, DC, USA, 2006. IEEE Computer Society.
[4]
A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi. Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration. In Proc. DATE '09. Design, Automation. Test in Europe Conference. Exhibition, pages 423--428, Apr. 20--24, 2009.
[5]
K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. In Proc. 10th International Symposium on HPCA-10 High Performance Computer Architecture, page 96, Feb. 14--18, 2004.
[6]
U. Y. Ogras and R. Marculescu. Prediction-based flow control for network-on-chip traffic. In Proc. 43rd ACM/IEEE Design Automation Conference, pages 839--844, 2006.
[7]
L. Shang, L.-S. Peh, and N. K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. Ninth International Symposium on High-Performance Computer Architecture HPCA-9 2003, pages 91--102, Feb. 8--12, 2003.
[8]
L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. Temperature-aware on-chip networks. 26(1):130--139, Jan. 2006.
[9]
S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: characterization and methodological considerations. In ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture, pages 24--36, New York, NY, USA, 1995. ACM.
[10]
T.-Y. Yeh and Y. N. Patt. Alternative implementations of two-level adaptive branch prediction. In Proc. 19th Annual International Symposium on Computer Architecture, pages 124--134, May 1992.

Cited By

View all
  • (2023)Machine Learning for Interconnect Network Traffic Forecasting: Investigation and ExploitationProceedings of the 2023 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation10.1145/3573900.3591123(133-137)Online publication date: 21-Jun-2023
  • (2019)ANN Based Admission Control for On-Chip NetworksProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3317772(1-6)Online publication date: 2-Jun-2019
  • (2019)ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.285516538:8(1438-1451)Online publication date: Aug-2019
  • Show More Cited By

Index Terms

  1. NTPT: on the end-to-end traffic prediction in the on-chip networks

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    DAC '10: Proceedings of the 47th Design Automation Conference
    June 2010
    1036 pages
    ISBN:9781450300025
    DOI:10.1145/1837274
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 13 June 2010

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. end-to-end traffic prediction
    2. many-core
    3. network-on-chip

    Qualifiers

    • Research-article

    Funding Sources

    Conference

    DAC '10
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

    Upcoming Conference

    DAC '25
    62nd ACM/IEEE Design Automation Conference
    June 22 - 26, 2025
    San Francisco , CA , USA

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)2
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 10 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)Machine Learning for Interconnect Network Traffic Forecasting: Investigation and ExploitationProceedings of the 2023 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation10.1145/3573900.3591123(133-137)Online publication date: 21-Jun-2023
    • (2019)ANN Based Admission Control for On-Chip NetworksProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3317772(1-6)Online publication date: 2-Jun-2019
    • (2019)ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.285516538:8(1438-1451)Online publication date: Aug-2019
    • (2018)Cube NoC Based on Hybrid Topology: A Thermal Aware RoutingProceedings of First International Conference on Smart System, Innovations and Computing10.1007/978-981-10-5828-8_64(669-681)Online publication date: 9-Jan-2018
    • (2017)The CASE tool for programming of the multi-core System-on-a-Chip with the data flow computation control2017 IEEE 15th International Symposium on Applied Machine Intelligence and Informatics (SAMI)10.1109/SAMI.2017.7880295(000165-000168)Online publication date: Jan-2017
    • (2017)CAP-WMicroprocessors & Microsystems10.1016/j.micpro.2017.05.01452:C(23-33)Online publication date: 1-Jul-2017
    • (2016)FSM Based DFS Link for Network on ChipCircuits and Systems10.4236/cs.2016.7815007:08(1734-1750)Online publication date: 2016
    • (2016)SAMi: Self-aware migration approach for congestion reduction in NoC-based MCSoC2016 29th IEEE International System-on-Chip Conference (SOCC)10.1109/SOCC.2016.7905455(145-150)Online publication date: Sep-2016
    • (2015)RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud ProcessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.238735123:12(3053-3064)Online publication date: 1-Dec-2015
    • (2015)ShuttleNoC: Boosting on-chip communication efficiency by enabling localized power adaptationThe 20th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2015.7058995(142-147)Online publication date: Jan-2015
    • Show More Cited By

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media