Cited By
View all- Ling MLin QTan KShao TShen SYang J(2021)A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold VoltagesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.312065329:12(2197-2209)Online publication date: Dec-2021
- Wang PChien YTsai SLin XTanjung RLin YSyu SLin TWang JChen T(2017)ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric ArchitecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.264217025:12(3341-3354)Online publication date: Dec-2017
- Chen YTang YLiu YWu AHwang T(2017)A Novel Cache-Utilization-Based Dynamic Voltage-Frequency Scaling Mechanism for Reliability EnhancementsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.261499325:3(820-832)Online publication date: Mar-2017
- Show More Cited By