Power, performance and security optimized hardware design for H.264
Abstract
Supplementary Material
- Download
- 400.04 KB
References
Index Terms
- Power, performance and security optimized hardware design for H.264
Recommendations
Low power H.264 deblocking filter hardware implementations
In this paper, we present two efficient and low power H.264 deblocking filter (DBF) hardware implementations that can be used as part of an H.264 video encoder or decoder for portable applications. The first implementation (DBF_4times4) starts filtering ...
On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC
AbstractH.264/AVC also known as MPEG 4 part 10 or JVT, is a recently established video coding standard by the Joint Video Team (JVT) of the ISO/IEC MPEG and ITU-T VCEG. The main goal of the paper is to give a broader understanding of the design ...
An Efficient Hardware Architecture for H.264 Adaptive Deblocking Filter
AHS '06: Proceedings of the first NASA/ESA conference on Adaptive Hardware and SystemsThis paper presents an efficient hardware architecture for real-time implementation of adaptive deblocking filter algorithm used in H.264 video coding standard. This hardware is designed to be used as part of a complete H.264 video coding system for ...
Comments
Information & Contributors
Information
Published In

Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Research-article
Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 107Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in