Sobeeh Almukhaizim
ABSTRACT
Scan-based testing of integrated circuits produces significant switching activity during shift and capture operations, dissipating excessive power levels and, possibly, resulting in an unexpected behavior of the design. The problem is further accentuated in compression-based scan; as don't care bits are exploited to compress test patterns, additional care bits are specified in the deliverable pattern, limiting the effectiveness of x-filling techniques. In this work, we propose a low-power test method for compression-based reconfigurable scan architectures. In addition to their key objective of minimizing Test Data Volume (TDV), we illustrate how the distribution of care bits in scan chains can be manipulated, using the different encoding configurations supported by the reconfigurable scan architecture, with the objective of reducing the number of transitions during test. Hence, peak and average power of shift and capture operations are effectively reduced. Experimental results, performed using one possible reconfigurable scan architecture as a case study, indicate that up to 50% power reduction is possible at the expense of an increase in TDV, while similar reduction levels are overhead-free in other reconfigurable scan architectures.
- B. Arslan and A. Orailoglu. CircularScan: A scan architecture for test cost reduction. In DATE, pages 1290--1295, 2004. Google Scholar
Digital Library
- B. Arslan and A. Orailoglu. Test cost reduction through a reconfigurable scan architecture. In ITC, pages 945--952, 2004. Google ScholarDigital Library
- A. Chandra and R. Kapur. Bounded adjacent fill for low capture power scan testing. In VTS, pages 131--138, 2008. Google ScholarDigital Library
- A. Chandra, F. Ng, and R. Kapur. Low power Illinois scan architecture for simultaneous power and test data volume reduction. In DATE, pages 462--467, 2008. Google ScholarDigital Library
- D. Czysz, M. Kassab, L. Xijiang, G. Mrugalski, J. Rajski, and J. Tyszer. Low-power scan operation in test compression environment. IEEE TCAD, 28(11):1742--1755, 2009. Google ScholarDigital Library
- J. Li, X. Liu, Y. Zhang, Y. Hu, X. Li, and Q. Xu. On capture power-aware test data compression for scan-based testing. In ICCAD, pages 67--72, 2008. Google ScholarDigital Library
- X. Liu and Q. Xu. On simultaneous shift- and capture-power reduction in linear decompressor-based test compression environment. In ITC, page 9.3, 2009.Google Scholar
- G. Mrugalski, J. Rajski, D. Czysz, and J. Tyszer. New test data decompressor for low power applications. In DAC, pages 539--544, 2007. Google ScholarDigital Library
- A. R. Pandey and J. H. Patel. Reconfiguration technique for reducing test time and test data volume in Illinois scan architecture based designs. In VTS, pages 9--15, 2002. Google ScholarDigital Library
- S. Samaranayake, E. Gizdarski, N. Sitchinava, F. Neuveux, R. Kapur, and T. W. Williams. A reconfigurable shared scan-in architecture. In VTS, pages 9--14, 2003. Google ScholarDigital Library
- J. Saxena, K. M. Butler, V. B. Jayaram, S. Kundu, N. V. Arvind, P. Sreeprakash, and M. Hachinger. A case study of IR-drop in structured at-speed testing. In ITC, pages 1098--1104, 2003.Google ScholarCross Ref
- O. Sinanoglu. Scan architecture with align-encode. IEEE TCAD, 27(12):2303--2316, 2008. Google ScholarDigital Library
- N. Sitchinava, S. Samaranayake, R. Kapur, E. Gizdarski, F. Neuveux, and T. Williams. Changing the scan enable during shift. In VTS, pages 73--78, 2004. Google ScholarDigital Library
- H. Tang, S. M. Reddy, and I. Pomeranz. On reducing test data volume and test application time for multiple scan chain designs. In ITC, pages 1079--1088, 2003.Google Scholar
- C.-W. Tzeng and S.-Y. Huang. QC-Fill: Quick-and-cool x-filling for multicasting-based scan test. IEEE TCAD, 28(11):1755--1766, 2009. Google ScholarDigital Library
- X. Wen, S. Kajihara, K. Miyase, T. Suzuki, K. K. Saluja, L.-T. Wang, K. S. Abdel-Hafez, and K. Kinoshita. A new ATPG method for efficient capture power reduction during scan testing. In VTS, pages 58--65, 2006. Google ScholarDigital Library
- X. Wen, Y. Yamashita, S. Morishima, S. Kajihara, L.-T. Wang, K. W. Saluja, and K. Kinoshita. Low-capture-power test generation for scan-based at-speed testing. In ITC, pages 1019--1028, 2005.Google Scholar
- M.-F. Wu, J.-L. Huang, X. Wen, and K. Miyase. Reducing power supply noise in linear-decompressor-based test data compression environment for at-speed scan testing. In ITC, page 13.1, 2008.Google Scholar
Index Terms
- Low-power test in compression-based reconfigurable scan architectures
Recommendations
SAT-based capture-power reduction for at-speed broadcast-scan-based test compression architectures
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designExcessive power dissipation during VLSI testing results in over-testing, yield loss and heat damage of the device. For low power devices with advanced power management features and more stringent power budgets, power-aware testing is even more ...
Achieving low capture and shift power in linear decompressor-based test compression environment
Growing test data volume and excessive power dissipation are two major issues in testing of very large scale integrated (VLSI) circuits. Most previous low power techniques cannot work well with test-data compression schemes. Even if some low power ...
Interval Based X-Masking for Scan Compression Architectures
ISQED '08: Proceedings of the 9th international symposium on Quality Electronic DesignTest stimulus and response compaction (Scan Compression) in scan is increasingly becoming an integral part of today’s design-for-test (DFT) methodology for achieving high quality test at lower costs. Current generation integrated circuit’s (ICs) are ...
Comments