Cited By
View all- Gunawardana KAdhikari CNawinne I(2024)Optimized Multi-Processor System-on-Chip (MPSoC) Design for Low-Resource JPEG Encoding2024 6th International Conference on Advancements in Computing (ICAC)10.1109/ICAC64487.2024.10851123(115-120)Online publication date: 12-Dec-2024
- Papagiannopoulou DMarongiu AMoreshet TBenini LHerlihy MBahar R(2018)Hardware Transactional Memory Exploration in Coherence-Free Many-Core ArchitecturesInternational Journal of Parallel Programming10.1007/s10766-018-0569-746:6(1304-1328)Online publication date: 1-Dec-2018
- Owda ZObermaisser R(2015)A Predictable Transactional Memory Architecture with Selective Conflict Resolution for Mixed-Criticality Support in MPSoCsProceedings of the 2015 IEEE 13th International Conference on Embedded and Ubiquitous Computing (EUC)10.1109/EUC.2015.11(158-162)Online publication date: 21-Oct-2015
- Show More Cited By