Kazuki Inoue
Abstract
In the present study, we investigate the use of reconfigurable logic devices (RLDs) as intellectual properties (IPs) for system on a chip (SoC). Using RLDs, SoCs can achieve both high performance and high flexibility. However, conventional RLDs have problems related to performance, area, and power consumption. In order to resolve these problems, we investigated the features of RLD architecture. RLDs are classified into fine-grained and coarse-grained devices based on their architecture. Generally, the granularity of an RLD is limited to either type, which means that a device can only achieve high performance in applications that are suited to its architecture. Therefore, we propose a variable-grain logic cell (VGLC) architecture that can overcome the trade-off between fine-grained and coarse-grained architectures, which are required for the implementation of random and arithmetic logics, respectively. The VGLC is based on a 4-bit adder including configuration bits, which can perform arithmetic and random logic operations unlike the LUT. In the present paper, a local interconnection architecture for the VGLC is proposed. Several types of local interconnections composed of different crossbars are compared, and the trade-off between hardware resources and flexibility is discussed. Using local interconnection, the routing area is reduced by a maximum of 49%.
- Amagasaki, M., Yamaguchi, R., Koga, M., Iida, M., and Sueyoshi, T. 2008. An embedded reconfigurable IP core with variable grain logic cell architecture. Int. J. Reconfig. Comput.Google Scholar
- Baker, R. 2007. CMOS. Circuit Design, Layout, and Simulation. IEEE Press. Google ScholarDigital Library
- Betz, V and Rose, J. 1997. Cluster-based logic blocks for FPGAs: Area-efficiency vs. input sharing and size. In Proceedings of the IEEE Conference on Custom Integrated Circuits.Google Scholar
- Betz, V., Rose, J., Marquardt, A. 1999. Architecture and CAD for deep-submicron FPGAs. Kluwer Academic. Google ScholarDigital Library
- Cong, J., and Xu, S. 1998. Delay-optimal technology mapping for FPGAs with heterogeneous LUTs. In Proceedings of the Design Automation Conference. Google ScholarDigital Library
- Debnath, D., and Sasao, T. 2004. Fast Boolean matching under permutation by efficient computation of canonical form. IEICE Trans. Fundam. Electron. Comm. Comput. Sci. 87.Google Scholar
- Ho, C., Leong, P., Luk, W., Wilton, S., and Lopez-Buedo, S. 2006. Virtual embedded blocks: A methodology for evaluating embedded elements in FPGAs. In Proceedings of the IEEE Symposium on the U-Programmable Custom Computing (FCCM’06). Google ScholarDigital Library
- Inoue, K., Amagasaki, M., Iida, M., and Sueyoshi, T. 2009. A novel local interconnect architecture for variable grain logic cell. In Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications. Google ScholarDigital Library
- IPFlex. IPFlex DAPDNA-2 data sheet. www.fujitsu.com.Google Scholar
- Jamieson, P. and Rose, J. 2006. Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters. In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT’06).Google Scholar
- Kuon, I. and Rose, J. 2007. Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 26. Google ScholarDigital Library
- Lemieux, G. and Lewis, D. 2001. Using sparse crossbars within LUT. In Proceedings of the 9th ACM/SIGDA International Symposium on Field Programmable Gate Arrays. Google ScholarDigital Library
- Lemieux, G. and Lewis, D. 2004. Design of Interconnection Network for Programmable Logic. Kluwer Academic. Google ScholarDigital Library
- Luu, J., Kuon, I., Jamieson, P., Campbell, T., Ye, A., Fang, W. and Rose, J. 2009. VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In Proceeding of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays. Google ScholarDigital Library
- Marshall, A., Stansfield, T., Kostarnov, I., Vuillemin, J., and Hutchings, B. 1999. A reconfigurable arithmetic array for multimedia applications. In Proceedings of the ACM/SIGDA International Symposium on FPGAs. Google ScholarDigital Library
- Rose, J., El Gamal, A., and Sangiovanni-Vincentelli, A. 1993. Architecture of field-programmable gate arrays. Proc. IEEE 81, 1013--1029.Google ScholarCross Ref
- Sueyoshi, T. and Iida, M. 2002. Configurable and reconfigurable computing for digital signal processing. IEICE Trans. Fundam. Electron. Comm. Comput. Sci. 85, 3, 591--599.Google Scholar
- Vassiliadis, S. and Soudris, D. 2007. Fine and Coarse-Grain Reconfigurable Computing. Springer. Google ScholarDigital Library
- Xilinx. 1999. Xilinx Virtex datasheet.Google Scholar
- Ye, A. and Rose, J. 2005. Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits. In Proceedings of the 13th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. Google ScholarDigital Library
Index Terms
- A Variable-Grain Logic Cell and Routing Architecture for a Reconfigurable IP Core
Recommendations
A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations
Signal processors exploiting ASIC acceleration suffer from sky-rocketing manufacturing costs and long design cycles. FPGA-based systems provide a programmable alternative for exploiting computation parallelism, but the flexibility they provide is not as ...
Reconfigurable Instruction Set Processor Design Using Software Based Configuration
ICACTE '08: Proceedings of the 2008 International Conference on Advanced Computer Theory and EngineeringDue to the potential enhancements in the execution of software based applications shown by Reconfigurable Instruction Set Processors (RISPs), reconfigurable computing has become a subject of great deal of research in the field of computer sciences. Its ...
A medium-grain reconfigurable architecture for DSP: VLSI design, benchmark mapping, and performance
Reconfigurable hardware has become a well-accepted option for implementing digital signal processing (DSP). Traditional devices such as field-programmable gate arrays offer good fine-grain flexibility. More recent coarse-grain reconfigurable ...
Comments