Anas Showk
ABSTRACT
The Long Term Evolution (LTE) is the successor technology of the 3G wireless system. The high data rates enabled by LTE can benefit from a strong computational power provided by today's high-performance embedded processors. In this work we therefore utilize a multicore processor to increase the LTE system throughput in the mobile terminal. We investigate the dynamic memory allocation scheme for the LTE protocol stack, modeled using Specification and Description Language (SDL), as the underlying issue with migrating from single to multiple cores. We discover that, under some schemes, multicore performance becomes inferior to a single-core, especially in case of intensive dynamic memory allocation and deallocation. By modifying the SDL system's run time kernel we implement a static memory management scheme. This is supplemented by a selective usage of resource protection in single- and dual-core situations. As a result, an increase of the system throughput by about 75% can be observed when migrating from one core to two cores.
- 3GPP TS 36.322. Evolved Universal Terrestrial Radio Access (E UTRA); Radio Link Control (RLC) Protocol Specification, March 2009.Google Scholar
- 3GPP TS 36.323. Evolved Universal Terrestrial Radio Access (E UTRA); Medium Access Control (MAC) Protocol Specification, March 2009.Google Scholar
- 3GPP TS 36.323. Evolved Universal Terrestrial Radio Access (E UTRA); Packet Data Convergence Protocol (PDCP) Specification, March 2009.Google Scholar
- 3rd Generation Partnership Project (3GPP). The LTE Protocol Specification, 3GPP Rel8. http://www.3gpp.org/Release-8.Google Scholar
- ARM. ARM11 MPCoreTM Processor Technical Reference Manual. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0360f/index.html, October 2008.Google Scholar
- ARM. RealView R Platform Baseboard for ARM11 MPCore User Guide. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0351c/index.html, March 2009.Google Scholar
- D. Atienza, S. Mamagkakis, F. Catthoor, J. M. Mendias, and D. Soudris. Systematic Dynamic Memory Management Design Methodology for Reduced Memory Footprint. ACM Transactions on Design Automation of Electronic Systems, 11(2):465--489, April 2006. Google ScholarDigital Library
- E. D. Berger, K. S. McKinley, R. D. Blumofe, and P. R. Wilson. Hoard: A Scalable Memory Allocator for Multithreaded Applications. In Proceeding of ACM ASPLOS, pages 117--128. ACM, November 2000. Google ScholarDigital Library
- A. Bilgic, M. E. Gonzalez, I. Badr, A. Lahiri, A. Oliver, N. Ausdley, D. Tudor, and A. Lackorzynski. Embedded Multicore Processing for Future Mobile Devices. Submitted to IEEE Micro Magazine, Special Issue: European Multicore Processing Projects, 2010.Google Scholar
- F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockmeyer, P. G. Kjeldsberg, T. V. Achteren, and T. Omnes. Data Access and Storage Management for Embedded Programmable Processors. Kluwer Academic Publishers, Dordrecht, The Netherlands, 2002. Google ScholarDigital Library
- T. M. Chilimbi, M. D. Hill, and J. R. Larus. Cache-Conscious Structure Layout. In Proceedings of the ACM SIGPLAN conference on Programming Language Design and Implementation, pages 1--12. ACM, May 1999. Google ScholarDigital Library
- Y. Feng and E. D. Berger. A Locality-Improving Dynamic Memory Allocator. In Proceedings of the Workshop on Memory System Performance, pages 68--77. ACM, June 2005. Google ScholarDigital Library
- A. Gorine and K. Knizhnik. Tackling memory allocation in multicore and multithreaded applications. http://www.embedded.com/columns/technicalinsights/188101359?\_requestid=1162, May 2006.Google Scholar
- D. Grunwald, B. Zorn, and R. Henderson. Improving the Cache Locality of Memory Allocation. ACM SIGPLAN Notices, 28(6):177--186, June 1993. Google ScholarDigital Library
- P.-H. Kamp. Malloc(3) in Modern Virtual Memory Environments. http://docs.freebsd.org/44doc/papers/malloc.html, April 1996.Google Scholar
- D. Lea. A Memory Allocator. http://g.oswego.edu/dl/html/malloc.html, April 2000.Google Scholar
- P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, and P. G. Kjeldsberg. Data and Memory Optimization Techniques for Embedded Systems. ACM Transactions on Design Automation of Electronic Systems, 6(2):149--206, April 2001. Google ScholarDigital Library
- I. Rational® R. SDL Suite™ User Manual. SDL Suite™ v6.1.Google Scholar
- J. Robson. The LTE/SAE Trial Initiative: Taking LTE-SAE From Specification to Rollout. IEEE Communications Magazine, 47(4):82--88, April 2009. Google ScholarDigital Library
- A. Showk, D. Szczesny, S. Traboulsi, I. Badr, E. Gonzalez, and A. Bilgic. Modeling LTE Protocol for Mobile Terminals using a Formal Description Technique. In Design for Motes and Mobiles, pages 222--238. Springer-Verlag, September 2009. Google ScholarDigital Library
- D. Szczesny, A. Showk, S. Hessel, A. Bilgic, U. Hildebrand, and V. Frascolla. Performance Analysis of LTE Protocol Processing on an ARM based Mobile Platform. In Proceedings of the 11th International Symposium on System-on-Chip, pages 56--63. IEEE Press, October 2009. Google ScholarDigital Library
- D. Tiwari, S. Lee, J. Tuck, and Y. Solihin. Memory Management Thread for Heap Allocation Intensive Applications. In Proceedings of the MEDEA workshop on MEmory performance: DEaling with Applications, systems and architecture, pages 35--42. ACM, September 2009. Google ScholarDigital Library
- S. Traboulsi, F. Bruns, A. Showk, D. Szczesny, S. Hessel, E. Gonzalez, and A. Bilgic. SDL/Virtual Prototype Co-design for Rapid Architectural Exploration of a Mobile Phone Platform. In Design for Motes and Mobiles, pages 239--255. Springer-Verlag, September 2009. Google ScholarDigital Library
- D. Truong, F. Bodin, and A. Seznec. Improving Cache Behavior of Dynamically Allocated Data Structures. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pages 322--331. IEEE Computer Society, October 1998. Google ScholarDigital Library
- TU Dresden. The Fiasco Microkernel. http://os.inf.tu-dresden.de/fiasco.Google Scholar
- D. Tudor, G. Macariu, C. Jebelean, and V. Cretu. Towards a Load Balancer Architecture for Multi-Core Mobile Communication Systems. In Proceedings of the 5th International Symposium on Applied Computational Intelligence and Informatics, pages 391--396, May 2009.Google ScholarCross Ref
- C. van Berkel. Multi-core for Mobile Phones. In Proceedings of the Conference on Design, Automation and Test in Europe, pages 1260--1265, April 2009. Google ScholarDigital Library
- K.-P. VO. Vmalloc: A General and Efficient Memory Allocator. Software: Practice and Experience, 26(3):357--374, January 1999.Google Scholar
- P. R. Wilson, M. S. Johnstone, M. Neely, and D. Boles. Dynamic Storage Allocation: A Survey and Critical Review. In Proceeding of International Workshop on Memory Management, pages 1--116. Springer-Verlag, September 1995. Google ScholarDigital Library
Index Terms
- Optimal resource management for a model driven LTE protocol stack on a multicore platform
Recommendations
Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead
ISMM '11: Proceedings of the international symposium on Memory managementMultiprocessors based on processors with multiple cores usually include a non-uniform memory architecture (NUMA); even current 2-processor systems with 8 cores exhibit non-uniform memory access times. As the cores of a processor share a common cache, ...
Parallelization of EULAG model on multicore architectures with GPU accelerators
PPAM'11: Proceedings of the 9th international conference on Parallel Processing and Applied Mathematics - Volume Part IIEULAG (Eulerian/semi-Lagrangian fluid solver) is an established computational model developed by the group headed by Piotr K. Smolarkiewicz for simulating thermo-fluid flows across a wide range of scales and physical scenarios.
In this paper we focus on ...
A unified model for multicore architectures
IFMT '08: Proceedings of the 1st international forum on Next-generation multicore/manycore technologiesWith the advent of multicore and many core architectures, we are facing a problem that is new to parallel computing, namely, the management of hierarchical parallel caches. One major limitation of all earlier models is their inability to model multicore ...
Comments