research-article

Logical time: specification vs. implementation

Authors:

Frédéric Mallet,

Charles André,

Robert de SimoneAuthors Info & Claims

ACM SIGSOFT Software Engineering Notes, Volume 36, Issue 1

Pages 1 - 8

https://doi.org/10.1145/1921532.1921554

Published: 24 January 2011 Publication History

Abstract

MARTE/CCSL specifications express chronological and causal relations on UML models. In a previous work, we proposed a mechanism to verify Esterel implementations against MARTE/CCSL specifications. The mechanism was thought to be general enough to be extended to other languages. However, preserving the polychronous semantics of CCSL was pretty easy with a synchronous language but is much harder when the target language does not directly support coincidence/simultaneity. We show here how coincidence can be encoded. The process is illustrated using VHDL

References

[1]

Luca Aceto, Augusto Burgueño, and Kim Guldstrand Larsen. Model checking via reachability testing for timed automata. In Bernhard Steffen, editor, TACAS, volume 1384 of Lecture Notes in Computer Science, pages 263--280. Springer, 1998.

Digital Library

[2]

Charles André, Julien DeAntoni, Frédéric Mallet, and Robert Simone. The time model of logical clocks available in the OMG MARTE profile. In Sandeep K. Shukla and Jean-Pierre Talpin, editors, Synthesis of Embedded Software, pages 201--227. Springer US, 2010.

[3]

Charles André and Frédéric Mallet. Specification and verification of time requirements with CCSL and esterel. In Christoph Kirsch and Mahmut Kandemir, editors, Int. Conf. on Languages Compilers, and Tools for Embedded Systems (LCTES'09), volume 44, pages 167--176, Dublin, Ireland, June 2009. ACM SIGPLAN/SIGBED, ACM Digital Library.

Digital Library

[4]

Charles André, Frédéric Mallet, and Julien DeAntoni. VHDL observers for clock constraint checking. In IEEE Int. Symp. on Industrial Embedded Systems - SIES, pages 98--107, 2010.

[5]

Charles André. Syntax and semantics of the clock constraint specification language (ccsl). Technical Report 6925, INRIA, 05 2009.

[6]

Charles André. Verification of clock constraints: CCSL observers in Esterel. Research Report 7211, INRIA, 02 2010.

[7]

S. Bensalem, M. Bozga, M. Krichen, and S. Tripakis. Testing conformance of real-time applications by automatic generation of observers. Electronic Notes in Theoretical Computer Science, 113:23--43, 2005.

Digital Library

[8]

Albert Benveniste, Paul Caspi, Stephen A. Edwards, Nicolas Halbwachs, Paul Le Guernic, and Robert de Simone. The synchronous languages 12 years later. Proceedings of the IEEE, 91(1):64--83, 2003.

[9]

G. Berry. The foundations of Esterel. In C. Stirling G. Plotkin and M. Tofte, editors, Proof, Language and Interaction: Essays in Honour of Robin Milner. MIT Press, 2000.

Digital Library

[10]

Belgacem Ben Hedia, Fabrice Jumel, and Jean-Philippe Babau. Formal evaluation of quality of service for data acquisition. In FDL, pages 579--589. ECSI, 2005.

[11]

Joseph Buck, Dong Wang, and Yunshan Zhu. Formal model construction using hdl simulation semantics. High-Level Design, Validation, and Test Workshop, IEEE International, 0:115--122, 2007.

Digital Library

[12]

Lukai Cai and Daniel Gajski. Transaction level modeling: an overview. In Rajesh Gupta, Yukihiro Nakamura, Alex Orailoglu, and Pai H. Chou, editors, CODES+ISSS, pages 19--24. ACM, 2003.

Digital Library

[13]

Luca P. Carloni, Kenneth L. McMillan, Alexander Saldanha, and Alberto L. Sangiovanni-Vincentelli. A methodology for correct-byconstruction latency insensitive design. In Jacob K. White and Ellen Sentovich, editors, IC-CAD, pages 309--315. IEEE, 1999.

Digital Library

[14]

Nicolas Halbwachs. Synchronous Programming of Reactive Systems. Kluwer Academic Publishers, Norwell, MA, USA, 1992.

Digital Library

[15]

Nicolas Halbwachs, Fabienne Lagnier, and Pascal Raymond. Synchronous observers and the verification of reactive systems. In AMAST '93: Proceedings of the Third International Conference on Methodology and Software Technology, pages 83--96, London, UK, 1994. Springer-Verlag.

Digital Library

[16]

IEEE. IEEE Standard VHDL Language Reference Manual. IEEE Standard, 2000. IEEE Std 1076a-2000.

[17]

IEEE. IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis. IEEE Standard, 2004. IEEE Std 1076.6-2004.

[18]

IEEE. IEEE Standard for Property Specification Language (PSL). IEEE Standard, 2005. IEEE Std 1850-2005.

[19]

Edward A. Lee. Modeling concurrent real-time processes using discrete events. Ann. Software Eng., 7:25--45, 1999.

Digital Library

[20]

Frédéric Mallet, Charles André, and Robert de Simone. CCSL: specifying clock constraints with UML/Marte. Innovations in Systems and Software Engineering, 4(3):309--314, 2008.

[21]

K.L. McMillan. Interpolation and SAT-based model checking. In Warren A. Hunt Jr. and Fabio Somenzi, editors, CAV, volume 2725 of Lecture Notes in Computer Science, pages 1--13. Springer, July 2003.

[22]

OMG. Systems Modeling Language (SysML) Specification 1.1. Object Management Group, May 2008. OMG document number: ptc/08-05-17.

[23]

OMG. UML Profile for MARTE, v1.0. Object Management Group, Nov. 2009. OMG document number: formal/09-11-02.

[24]

OMG. UML Superstructure, v2.2. Object Management Group, February 2009. formal/2009-02-02.

[25]

M. Sheeran, S. Singh, and G. Stålmarck. Checking safety properties using induction and a satsolver. In W. A. Hunt Jr. and S. D. Johnson, editors, FMCAD, volume 1954 of Lecture Notes in Computer Science, pages 108--125. Springer, November 2000.

Digital Library

[26]

Tim Weilkiens. Systems Engineering with SysM-L/UML: Modeling, Analysis, Design. The MK/OMG Press, Burlington, MA, USA., 2008.

Digital Library

Cited By

Khan ARashid M(2016)Generation of SystemVerilog Observers from SysML and MARTE/CCSL2016 IEEE 19th International Symposium on Real-Time Distributed Computing (ISORC)10.1109/ISORC.2016.18(61-68)Online publication date: May-2016
https://doi.org/10.1109/ISORC.2016.18
Khan AMallet FRashid M(2016)Combining SysML and Marte/CCSL to Model Complex Electronic Systems2016 International Conference on Information Systems Engineering (ICISE)10.1109/ICISE.2016.13(12-17)Online publication date: Apr-2016
https://doi.org/10.1109/ICISE.2016.13

Recommendations

Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL
TIME '11: Proceedings of the 2011 Eighteenth International Symposium on Temporal Representation and Reasoning

The UML Profile for Modeling and Analysis of Real-Time and Embedded systems (MARTE) has been recently adopted. The Clock Constraint Specification Language (CCSL) allows the specification of causal, chronological and timed properties of MARTE models. Due ...
Object-oriented logical specification of time-critical systems

We define TRIO⁺, an object-oriented logical language for modular system specification. TRIO⁺ is based on TRIO, a first-order temporal language that is well suited to the specification of embedded and real-time systems, and that provides an effective ...
Dynamic Meta Modeling with time: Specifying the semantics of multimedia sequence diagrams

The Unified Modeling Langugage (UML) offers different diagram types to model the behavior of software systems. In some domains like embedded real-time systems or multimedia systems, it is necessary to include specifications of time in behavioral models ...

Comments

Information & Contributors

Information

Published In

cover image ACM SIGSOFT Software Engineering Notes

ACM SIGSOFT Software Engineering Notes Volume 36, Issue 1

January 2011

210 pages

ISSN:0163-5948

DOI:10.1145/1921532

Issue’s Table of Contents

Copyright © 2011 Authors.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 January 2011

Published in SIGSOFT Volume 36, Issue 1

Check for updates

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
156
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Khan ARashid M(2016)Generation of SystemVerilog Observers from SysML and MARTE/CCSL2016 IEEE 19th International Symposium on Real-Time Distributed Computing (ISORC)10.1109/ISORC.2016.18(61-68)Online publication date: May-2016
https://doi.org/10.1109/ISORC.2016.18
Khan AMallet FRashid M(2016)Combining SysML and Marte/CCSL to Model Complex Electronic Systems2016 International Conference on Information Systems Engineering (ICISE)10.1109/ICISE.2016.13(12-17)Online publication date: Apr-2016
https://doi.org/10.1109/ICISE.2016.13

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents