Frank Olaf Sem-Jacobsen
Samuel Rodrigo
ABSTRACT
Many-core chip design requires flexible routing solutions for the interconnect to handle faults, provide performance partitions, and react to dynamic changes in processing requirements and power/heat distribution. We have developed a logic based rerouting mechanism suitable for tolerating dynamic powering down of regions within the application partition on the chip. This mechanism is combined with the logic based FDOR routing algorithm to create a powerful routing algorithm with low implementation cost. This allows for higher system utilisation through enabling more efficient power management as well as supporting many irregular mesh topologies through flexible virtualisation. Results show that powering down a single switch results in an 8% throughput reduction in the worst case for the evaluated topology.
- M. Azimi. Integration Challenges and Tradeoffs for Terascale Architectures. Intel Technology Journal, 11(03), 2007.Google Scholar
Cross Ref
- R. V. Boppana and S. Chalasani. Fault-tolerant routing with non-adaptive wormhole algorithms in mesh networks. Proceedings of the 1994 ACM/IEEE conference on Supercomputing - Supercomputing '94, page 693, 1994. Google ScholarDigital Library
- R. V. Boppana and S. Chalasani. Fault-Tolerant Wormhole Routing Algorithms for Mesh Networks. IEEE Transactions on Computers, 44:848--864, 1995. Google ScholarDigital Library
- C. Glass and L. Ni. The turn model for adaptive routing. Journal of the ACM (JACM), 41(5):874--902, 1994. Google ScholarDigital Library
- M. E. Gómez, J. Flich, N. A. Nordbotten, P. López, A. Robles, J. Duato, T. Skeie, and O. Lysne. A Routing Methodology for Achieving Fault Tolerance in Direct Networks. IEEE Transactions on Computers, 55:400--415, 2006. Google ScholarDigital Library
- C. Isci and A. Buyuktosunoglu. Long-term workload phases: Duration predictions and applications to DVFS. Micro, IEEE, pages 39--51, 2005. Google ScholarDigital Library
- C. Isci, A. Buyuktosunoglu, and C. Cher. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. MICRO-39., 2006. Google ScholarDigital Library
- O. Lysne, T. Skeie, and T. Waadeland. One-Fault Tolerance and Beyond in Wormhole Routed Meshes. Microprocessors and Microsystems, 21:471--481, 1998.Google ScholarCross Ref
- N. A. Nordbotten and T. Skeie. A Routing Methodology for Dynamic Fault Tolerance in Meshes and Tori. In R. B. V. K. P. Srinivas Aluru Manish Parashar, editor, International Conference on High Performance Computing (HiPC), LNCS 4873, pages 514--527. Springer-Verlag, 2007. Google ScholarDigital Library
- S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato. Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing. In 4th ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2010), number 2, pages 25--32, Grenoble, France, 2010. Google ScholarDigital Library
- T. Skeie, F. O. Sem-Jacobsen, J. Flich, S. Rodrigo, D. Bertozzi, and M. Simone. Flexible DOR Routing for Virtualization of Multicore Chips. In International Symposium on System-on-Chip, 2009. Google ScholarDigital Library
Index Terms
- iFDOR: dynamic rerouting on-chip
Recommendations
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
A low-cost and latency bypass channel-based on-chip network
The number of cores on the chip increases rapidly; therefore, scalability is the most important design choice. Mesh-based Networks-on-Chip (NoC) are the most widely used topologies as a scalable alternative for traditional shared bus in many-core chips ...
Comments