Daniele Ludovici
ABSTRACT
MPSoCs are today frequently designed as the composition of multiple voltage/frequency islands, thus calling for a GALS clocking style. In this context, the on-chip interconnection network can be either inferred as a single and independent clock domain or it can be distributed among core's domains. This paper targets the former scenario, since it results in the homogeneous speed of the NoC switching elements. From a physical design viewpoint, the main issues lie however in the chip-wide extension of the network domain and in the growing uncertainties affecting nanoscale silicon technologies. This paper proves that partitioning the network into mesochronous domains and merging synchronizers with NoC building blocks, two main advantages can be achieved. First, it is possible to evolve synchronous networks to mesochronous ones with marginal performance and area overhead. Second, the mesochronous NoC exposes more degrees of freedom for power optimization.
- S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, G. De Micheli, "xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips", Proc. of DATE, pp. 1188--1193, 2005. Google Scholar
Digital Library
- Kakoee, M. R. and Loi, I. and Benini, L., "A New Physical Routing Approach for Robust Bundled Signaling on NoC Links", Proc. of GLSVLSI, pp. 3--8, 2010. Google ScholarDigital Library
- D. Ludovici and A. Strano and G. N. Gaydadjiev and L. Benini and D. Bertozzi, "Design Space Exploration of a Mesochronous Link for Cost-Effective and Flexible GALS NOCs", Proc. of DATE, pp. 679--684, 2010. Google ScholarDigital Library
- D. Ludovici, A. Strano, D. Bertozzi, "Architecture design principles for the integration of synchronization interfaces into Network-on-Chip switches", Proc. of NoCArc, pp. 31--36, 2009. Google ScholarDigital Library
- D. Ludovici, A. Strano, D. Bertozzi, L. Benini, G. N. Gaydadjiev, "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", Proc. of NOCS, pp. 244--249, 2009. Google ScholarDigital Library
- A. Strano and D. Ludovici and D. Bertozzi, "A Library of Dual-Clock FIFOs for Cost-Effective and Flexible MPSoCs Design", Proc. of SAMOS, 2010.Google ScholarCross Ref
- T. N. K.Jain, "Asynchronous Bypass Channels: Improving Performance for Multi-Synchronous NoCs", Proc. of NOCS, pp. 51--58, 2010. Google ScholarDigital Library
- F. Vitullo et al. "Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip", IEEE Trans, on Computers, Vol. 57, issue 9, pp. 1196--1201, 2008. Google ScholarDigital Library
- D. Mangano, R. Locatelli, A. Scandurra, C. Pistritto, M. Coppola, L. Fanucci, F. Vitullo, D. Zandri, "Skew Insensitive Physical Links for Network on Chip, 1st International Conference on Nano-Networks (NANO-NET 2006)", Proc of NANO-NET, 2006.Google Scholar
- I. M. Panades, F. Clermidy, P. Vivet, A. Greiner, "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", Proc. of NOCS, pp. 139--148, 2008. Google ScholarDigital Library
- D. Wentzlaff et al., "On-Chip Interconnection Architecture of the Tile Processor", IEEE Micro, vol. 27, no. 5, pp. 15--31, 2007. Google ScholarDigital Library
- D. A. IIitzky, J. D. Hoffman, A. Chun and B. P. Esparza, Architecture of the Scalable Communications Core's Network on Chip", IEEE Micro, vol. 27, Issue 5, pp. 62--74, 2007. Google ScholarDigital Library
- F. Clermidy, R. Lemaire, X. Popon, D. Ktenas, Y. Thonnart, "An Open and Reconfigurable Platform for 4G Telecommunication: Concepts and Application", Proc of DSD, pp. 62--74, 2009. Google ScholarDigital Library
- F. Clermidy, C. Bernard, R. Lemaire, J. Martin, I. Miro-Panades, Y. Thonnart, P. Vivet, N. Wehn, "A 477mW NoC-based Digital Baseband for MIMO 4G SDR", ISSCC'2010, pp. 278--279, 2010.Google Scholar
- Y. Thonnart, P. Vivet, F. Clermidy, "A Fully-Asynchronous Low-Power Framework for GALS NoC Integration", Proc. of DATE, pp. 33--38, 2010. Google ScholarDigital Library
- M. Krstic et al., "Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook", IEEE Design and Test of Computers, vol. 24, no. 5, pp. 430--441, 2007. Google ScholarDigital Library
- S. Vangal et al.; "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS", IEEE Journal of Solid-State Circuits, Vol. 43, Issue 1, pp. 29--41, 2008.Google ScholarCross Ref
- E. Flamand, "Strategic Directions Towards Multicore Application Specific Computing", Proc. of DATE, pp. 1266, 2009. Google ScholarDigital Library
- S. Borkar, "Design Perspectives on 22nm CMOS and Beyond", Proc. of DAC 2009. Google ScholarDigital Library
- R. Dobkin, V. Vishnyakov, E. Friedman, R. Ginosar, "An Asynchronous Router for Multiple Service Levels Networks on Chip, Proc. of ASYNC, pp. 44--53, 2005. Google ScholarDigital Library
- T. Bjerregaard, J. Sparso, "A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip", Proc. of DATE, pp. 1226--1231, 2005. Google ScholarDigital Library
Index Terms
- Mesochronous NoC technology for power-efficient GALS MPSoCs
Recommendations
Developing a power-efficient and low-cost 3D NoC using smart GALS-based vertical channels
Shorter global interconnects enable 3D NoC structures to offer higher performance, improved packaging density, and lower interconnect power consumption to CMPs and SoCs compared to their 2D counterparts. However, substantial challenges such as high peak ...
Communication latency aware low power NoC synthesis
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceCommunication latency and power consumption are two competing objectives in Network-on-Chip (NoC) design. This paper proposes a novel method that unifies these two objectives in a multi-commodity flow (MCF) formulation. With an improved fully polynomial ...
Efficient 2DMesh Network on Chip (NoC) Considering GALS Approach
ICCIT '09: Proceedings of the 2009 Fourth International Conference on Computer Sciences and Convergence Information TechnologyState of the art VLSI systems are characterised by their small, deca-nano feature size. In order to accommodate the complexity and scalability, a new design paradigm, System on Chip (SoC) has been introduced. Performance and power of giga-scale SoC is ...
Comments