Glitch: the hidden impact of faulty software by Jeff Papows
Author: 
Will TraczAuthors Info & Claims
Will TraczAuthors Info & ClaimsPage 41
Abstract
No abstract available.
Index Terms
- Glitch: the hidden impact of faulty software by Jeff Papows
Recommendations
Glitch power minimization by selective gate freezing
Special section on low-power electronics and designThis paper presents a technique for glitch power minimization in combinational circuits. The total number of glitches is reduced by replacing some existing gates with functionally equivalent ones (called F-Gates) that can be "frozen" by asserting a ...
Analysis of Glitch Reconvergence in Combinational Logic SER Estimation
AMS '08: Proceedings of the 2008 Second Asia International Conference on Modelling & Simulation (AMS)Much effort has been made to estimate SER (Soft error rate) in combinational logic. However, little of them involve glitch reconvergence. In this paper, we discuss how to estimate SER in combinational logic when considering reconvergence. We present ...
Comments
Information & Contributors
Information
Published In
Copyright © 2011 Author.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 14 March 2011
Published in SIGSOFT Volume 36, Issue 2
Check for updates
Qualifiers
- Review-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 151Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in