Cited By
View all- Paulino NFerreira JBispo JCardoso JNebel WAtienza D(2015)Transparent acceleration of program execution using reconfigurable hardwareProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757061(1066-1071)Online publication date: 9-Mar-2015
- Belwal MPurnaprajna MSudarshan TSB (2015)Enabling seamless execution on hybrid CPU/FPGA systems: Challenges & directions2015 25th International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2015.7294022(1-8)Online publication date: Sep-2015
- Paulino NFerreira JCardoso J(2014)A Reconfigurable Architecture for Binary Acceleration of Loops with Memory AccessesACM Transactions on Reconfigurable Technology and Systems10.1145/26294687:4(1-20)Online publication date: 29-Dec-2014
- Show More Cited By