ABSTRACT
The use of efficient and dynamic power dissipation management mechanisms is crucial in upcoming, complex and dynamic multi-core Systems-on-Chip. In such systems, static approaches are inadequate to capture the dynamic system behavior, while at the same time, their complexity makes the use of extensive, accurate simulation-based power estimation computationally difficult or prohibitive. This paper proposes dynamically programmable hardware monitors with insignificant cost in silicon area, easily integrated with multi-core Systems-on-Chip, which act non-intrusively in support of real-time identification of tasks' behavior and adaptive management of varying workload. We extract instruction and data activity metrics in order to estimate applications power phase in less than 10 clock cycles. Using "binary" on/off accelerators in conjuction with a distributed algorithm for workload throttling fast and efficient power throttling is achieved proportional to tasks power profile.
- D. Atienza, P. G. Del Valle, G. Paci, F. Poletti, L. Benini, G. D. Micheli, J. M. Mendias, and R. Hermida. HW-SW emulation framework for temperature-aware design in MPSoCs. ACM Trans. Des. Autom. Electron. Syst., 12(3):1--26, 2007. Google ScholarDigital Library
- A. Bhattacharjee, G. Contreras, and M. Martonosi. Full-system chip multiprocessor power evaluations using FPGA-based emulation. In ISLPED '08: Proceeding of the Intl. Symp. on Low Power Electronics and Design, pages 335--340, 2008. Google ScholarDigital Library
- E. Cota, L. Carro, and M. Lubaszewski. Reusing an on-chip network for the test of core-based systems. ACM Trans. Des. Autom. Electron. Syst., 9(4):471--499, 2004. Google ScholarDigital Library
- J. Donald and M. Martonosi. Power efficiency for variation-tolerant multicore processors. In ISLPED '06: Proceedings of the Intl. Symp. on Low Power Electronics and Design, pages 304--309, 2006. Google ScholarDigital Library
- M. El Shobaki and L. Lindh. A hardware and software monitor for high-level system-on-chip verification. In ISQED '01: Proceedings of the Intl. Symp. on Quality Electronic Design, pages 56--61, 2001. Google ScholarDigital Library
- R. Floyd and L. Steinberg. An adaptive algorithm for spatial grey scale. Proceedings of the Society of Information Display, 17:75--77, 1976.Google Scholar
- C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM Intl. Symp. on Microarchitecture, pages 347--358, 2006. Google ScholarDigital Library
- A. Merkel and F. Bellosa. Task activity vectors: a new metric for temperature-aware scheduling. In Eurosys '08: Proceedings of the 3rd ACM SIGOPS European Conf. on Computer Systems, pages 1--12, 2008. Google ScholarDigital Library
Index Terms
- Hardware-assisted dynamic power and thermal management in multi-core SoCs
Recommendations
Analysis of dynamic power management on multi-core processors
ICS '08: Proceedings of the 22nd annual international conference on SupercomputingPower management of multi-core processors is extremely important because it allows power/energy savings when all cores are not used. OS directed power management according to ACPI (Advanced Power and Configurations Interface) specifications is the ...
Dynamic task set partitioning based on balancing memory requirements to reduce power consumption
ICS '09: Proceedings of the 23rd international conference on SupercomputingBecause of technology advances power consumption has emerged up as an important design issue in modern high-performance microprocessors. As a consequence, research on reducing power consumption has become a hot research topic. Different ways to reduce ...
Testing for SoCs with advanced static and dynamic power-management capabilities
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeMany multicore chips today employ advanced power management techniques. Multi-threshold CMOS (MTCMOS) is very effective for reducing standby leakage power. Dynamic voltage scaling and voltage islands which operate at multiple power-supply voltage levels,...
Comments