research-article

Dynamic decentralized mapping of tree-structured applications on NoC architectures

Authors:

Andreas Weichslgartner,

Stefan Wildermann,

Jürgen TeichAuthors Info & Claims

NOCS '11: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip

Pages 201 - 208

https://doi.org/10.1145/1999946.1999979

Published: 01 May 2011 Publication History

Get Access

Abstract

This paper presents a novel application-driven and resource-aware mapping methodology for tree-structured streaming applications onto NoCs. This includes strategies for mapping the source of streaming applications (seed point selection), as well as embedding strategies so that each process autonomously embeds its own succeeding tasks. The proposed embedding strategies only consider the local view of neighboring cells on the NoC which allows to significantly reduce computation and monitoring overhead. Our vision is that this approach facilitates self-organizing embedded systems that provide the flexibility and fault-tolerance required in future silicon technologies. The results provided in this paper show that our local and decentralized algorithms can compete with previously presented global and centralized algorithms.

References

[1]

E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. Cost considerations in network on chip. Integr. VLSI J., 38:19--42, Oct. 2004.

Digital Library

Google Scholar

[2]

E. W. Brião, D. Barcelos, and F. R. Wagner. Dynamic task allocation strategies in MPSoC for soft real-time applications. In Proc. of DATE '08, pages 1386--1389, 2008.

Digital Library

Google Scholar

[3]

E. Carvalho, N. Calazans, and F. Moraes. Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs. In Proc. of RSP '07, pages 34--40, May 2007.

Digital Library

Google Scholar

[4]

C. Chou and R. Marculescu. Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip. IEEE Trans. of Computer-Aided Design of Integrated Circuits and Systems, 29(1):78--91, 2009.

Digital Library

Google Scholar

[5]

C.-L. Chou, U. Ogras, and R. Marculescu. Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 27(10):1866--1879, Oct. 2008.

Digital Library

Google Scholar

[6]

S. Dasgupta. Performance guarantees for hierarchical clustering. In Computational Learning Theory, pages 235--254. Springer, 2002.

Digital Library

Google Scholar

[7]

R. Dick. Embedded System Synthesis Benchmarks Suite. http://ziyang.eecs.umich.edu/dickrp/e3s/, 2010.

Google Scholar

[8]

R. Dick, D. L. Rhodes, and W. Wolf. TGFF: task graphs for free. In Proc. of CODES/CASHE '98, pages 97--101, 1998.

Digital Library

Google Scholar

[9]

M. A. A. Faruque, R. Krist, and J. Henkel. ADAM: run-time agent-based distributed application mapping for on-chip communication. In Proc. of DAC '08, pages 760--765, 2008.

Digital Library

Google Scholar

[10]

G. Frahling and C. Sohler. A fast k-means implementation using coresets. In Proc. of SCG '06, pages 135--143, 2006.

Digital Library

Google Scholar

[11]

M. Hosseinabady and J. Nunez-Yanez. Run-time resource management in fault-tolerant network on reconfigurable chips. In Proc. of FPL '09, pages 574--577, Sept. 2009.

Crossref

Google Scholar

[12]

K. Li. A random-walk-based dynamic tree evolution algorithm with exponential speed of convergence to optimality on regular networks. In Proc. of FCST '09, pages 80--85. IEEE, 2010.

Digital Library

Google Scholar

[13]

P. Strobach. Tree-structured scene adaptive coder. IEEE Trans. on Communications, 38(4):477--486, Apr. 1990.

Crossref

Google Scholar

Cited By

View all

Saleem SHussain FAmin WAhmed RZikria YIshmanov FYu H(2023)A Survey on Dynamic Application Mapping Approaches for Real-Time Network-on-Chip-Based PlatformsIEEE Access10.1109/ACCESS.2023.332923311(122694-122721)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3329233
Weiss PSteinhorst S(2023)Predictable timing behavior of gracefully degrading automotive systemsDesign Automation for Embedded Systems10.1007/s10617-023-09271-xOnline publication date: 11-Apr-2023
https://doi.org/10.1007/s10617-023-09271-x
Kadri NKoudil M(2021)Multi-objective biogeography-based optimization and reinforcement learning hybridization for network-on chip reliability improvementJournal of Parallel and Distributed Computing10.1016/j.jpdc.2021.11.005Online publication date: Nov-2021
https://doi.org/10.1016/j.jpdc.2021.11.005
Show More Cited By

Index Terms

Dynamic decentralized mapping of tree-structured applications on NoC architectures
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems

Recommendations

Electro-Photonic NoC Designs for Kilocore Systems
Special Issue on Nanoelectronic Circuit and System Design Methods for the Mobile Computing Era and Regular Papers

The increasing core count in manycore systems requires a corresponding large Network-on-chip (NoC) bandwidth to support the overlying applications. However, it is not possible to provide this large bandwidth in an energy-efficient manner using ...
NI + Router Microarchitecture for NoC-based Communication Systems
ANCS '16: Proceedings of the 2016 Symposium on Architectures for Networking and Communications Systems

Modern communication systems are characterized by intensive computation signal processing algorithms. System-on-Chip implementations of these systems are generally based on Networks-on-Chip (NoC). The router and Network Interface (NI) are the main ...
On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSI

Research works have focused on high-performance on-chip interconnections with low cost and energy consumption for the next generation of many-core processors. In the same way, parallel applications will explore thread level parallelism and message-...

Comments

Information & Contributors

Information

Published In

NOCS '11: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip

May 2011

282 pages

ISBN:9781450307208

DOI:10.1145/1999946

General Chairs:
Radu Marculescu
CMU
,
Mike Kishinevsky
Intel
,
Program Chairs:
Ran Ginosar
Technion, Israel
,
Karam S. Chatha
Arizona State University

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

NOCS'11

Sponsor:

NOCS'11: International Symposium on Networks-on-Chips

May 1 - 4, 2011

Pennsylvania, Pittsburgh

Acceptance Rates

Overall Acceptance Rate 14 of 44 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
130
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Saleem SHussain FAmin WAhmed RZikria YIshmanov FYu H(2023)A Survey on Dynamic Application Mapping Approaches for Real-Time Network-on-Chip-Based PlatformsIEEE Access10.1109/ACCESS.2023.332923311(122694-122721)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3329233
Weiss PSteinhorst S(2023)Predictable timing behavior of gracefully degrading automotive systemsDesign Automation for Embedded Systems10.1007/s10617-023-09271-xOnline publication date: 11-Apr-2023
https://doi.org/10.1007/s10617-023-09271-x
Kadri NKoudil M(2021)Multi-objective biogeography-based optimization and reinforcement learning hybridization for network-on chip reliability improvementJournal of Parallel and Distributed Computing10.1016/j.jpdc.2021.11.005Online publication date: Nov-2021
https://doi.org/10.1016/j.jpdc.2021.11.005
Weiss PWeichslgartner AReimann FSteinhorst S(2020)Fail-Operational Automotive Software Design Using Agent-Based Graceful Degradation2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE48585.2020.9116322(1169-1174)Online publication date: Mar-2020
https://doi.org/10.23919/DATE48585.2020.9116322
Roloff SHannig FTeich JRoloff SHannig FTeich J(2019)ActorX10 and Run-Time Application EmbeddingModeling and Simulation of Invasive Applications and Architectures10.1007/978-981-13-8387-8_6(129-164)Online publication date: 31-May-2019
https://doi.org/10.1007/978-981-13-8387-8_6
Manna KMathew JManna KMathew J(2019)Alternative ApproachesDesign and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures10.1007/978-3-030-31310-4_2(13-31)Online publication date: 21-Dec-2019
https://doi.org/10.1007/978-3-030-31310-4_2
Weichslgartner AWildermann SGangadharan DGlaß MTeich J(2018)A Design-Time/Run-Time Application Mapping Methodology for Predictable Execution Time in MPSoCsACM Transactions on Embedded Computing Systems10.1145/327466517:5(1-25)Online publication date: 19-Nov-2018
https://dl.acm.org/doi/10.1145/3274665
Schwarzer TRoloff SRichthammer VKhaldi RWildermann SGlass MTeich J(2018)On the Complexity of Mapping Feasibility in Many-Core Architectures2018 IEEE 12th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)10.1109/MCSoC2018.2018.00038(176-183)Online publication date: Sep-2018
https://doi.org/10.1109/MCSoC2018.2018.00038
Sahu PChattopadhyay S(2018)A survey on application mapping strategies for Network-on-Chip designJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2012.10.00459:1(60-76)Online publication date: 29-Dec-2018
https://dl.acm.org/doi/10.1016/j.sysarc.2012.10.004
Wang XLiu HYu Z(2018)A novel heuristic algorithm for IP block mapping onto mesh-based networks-on-chipThe Journal of Supercomputing10.1007/s11227-016-1719-672:5(2035-2058)Online publication date: 31-Dec-2018
https://dl.acm.org/doi/10.1007/s11227-016-1719-6
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Electro-Photonic NoC Designs for Kilocore Systems

NI + Router Microarchitecture for NoC-based Communication Systems

On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations