research-article

Multi-task dynamic mapping onto NoC-based MPSoCs

Authors:

Marcelo Mandelli,

Alexandre Amory,

Fernando Gehm MoraesAuthors Info & Claims

SBCCI '11: Proceedings of the 24th symposium on Integrated circuits and systems design

Pages 191 - 196

https://doi.org/10.1145/2020876.2020920

Published: 30 August 2011 Publication History

Abstract

Task mapping defines the best placement of a given task in the MPSoC, according to some criteria, as energy or Manhattan distance minimization. The ITRS roadmap forecast in a near future MPSoCs with hundreds of processing elements (PEs). Therefore, dynamic mapping heuristics are required. An important gap is observed in the mapping literature: the lack of proposals targeting multi-task dynamic mapping. In this context, the present work proposes an energy-aware dynamic task mapping heuristic, allowing multiple tasks allocation per PE. Experimental results are executed in an actual MPSoC running distributed applications. Comparing a single-task to the multi-task mapping, the energy spent in the NoC is reduced in average by 51% (best case: 72%), with an average execution time overhead of 18%. Besides the communication energy reduction, the multi-task mapping enables a greater number of applications executing simultaneously, or smaller MPSoCs, which reduces the system cost.

References

[1]

Hölzenspies, P.K.F.; et al. "Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)". In: DATE, 2008, pp.212--217.

Digital Library

[2]

Wildermann, S.; et al. "Run time Mapping of Adaptive Applications onto Homogeneous NoC-based Reconfigurable Architectures". In: FPT', pp. 514--517.

[3]

Singh, A. K.; et al. "Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms". Journal of Systems Architecture, vol. 56(7), 2010, pp. 242--255.

Digital Library

[4]

Faruque, M.A.; et al. "ADAM: Run-time Agent-based Distributed Application Mapping for on-chip Communication". In: DAC, 2008, pp. 760--765.

Digital Library

[5]

Carvalho, E.; et al. "Evaluation of Static and Dynamic Task Mapping Algorithms in NoC-Based MPSoCs". In: SOC, 2009, pp. 87--90.

Digital Library

[6]

Smit, L.T.; Hurink, J.L.; Smit, G.J.M. "Run-time mapping of applications to a heterogeneous SoC". In: SoCC, 2005, pp.78--81.

[7]

Ngouanga, A.; et al. "A contextual resources use: a proof of concept through the APACHES platform". In: DDECS, 2006, pp.42--47.

Digital Library

[8]

Holzenspies, P.K.F.; Smit, G.J.M.; Kuper, J. "Mapping streaming applications on a reconfigurable MPSoC platform at run-time". In: SoCC, 2007. pp. 1--4.

[9]

Chou, C-L.; Marculescu, R. "Incremental Run-time Application Mapping for Homogeneous NoCs with Multiple Voltage Levels". In: CODES+ISSS, 2007. pp. 161--166.

Digital Library

[10]

Chou, C-L.; Marculescu, R. "User-Aware Dynamic Task Allocation in Networks-on-Chip". In: DATE, 2008, pp. 1232--1237.

Digital Library

[11]

Mehran, A.; Khademzadeh, A.; Saeidi, S. "DSM: A Heuristic Dynamic Spiral Mapping algorithm for network on chip". IEICE Electronics Express, vol. 5--13, 2008, pp. 464--471.

[12]

Schranzhofer, A.; et al. "Dynamic and adaptive allocation of applications on MPSoC platforms". In: ASP-DAC, 2010, pp. 885--890.

Digital Library

[13]

Carvalho, E.; Calazans, N.; Moraes, F. "Dynamic Task Mapping for MPSoCs". In: IEEE Design and Test of Computers, vol. 27(5), 2010, pp. 26--35.

Digital Library

[14]

Singh, A.K.; et al. "Efficient heuristics for minimizing communication overhead in NoC-based heterogeneous MPSoC platforms". In: RSP, 2009, pp. 55--60.

Digital Library

[15]

Carara, E.; et al. "HeMPS - a Framework for NoC-based MPSoC Generation". In: ISCAS'09, 2009, pp. 1345--1348.

[16]

Mandelli, M.; et al. "Energy-Aware Dynamic Task Mapping for NoC-based MPSoCs". In: ISCAS, 2011, pp. 1676--1679.

[17]

Hu, J.; Marculescu, R. "Energy-aware mapping for tile-based NoC architectures under performance constraints". In: ASP-DAC, 2003, pp. 233--239.

Digital Library

Cited By

Raj RJoseph AH. AKalady SB. J(2023)SpecMap: An efficient spectral partitioning based static application mapping algorithm for 2D mesh NoCsConcurrency and Computation: Practice and Experience10.1002/cpe.783835:26Online publication date: 17-Jun-2023
https://doi.org/10.1002/cpe.7838
Chen HZhang ZChen PLuo XLi SLiu W(2021)MARCO: A High-performance Task Mapping and Routing Co-optimization Framework for Point-to-Point NoC-based Heterogeneous Computing SystemsACM Transactions on Embedded Computing Systems10.1145/347698520:5s(1-21)Online publication date: 17-Sep-2021
https://dl.acm.org/doi/10.1145/3476985
Gaffour KBenhaoua MDey SSingh ABenyamina A(2020)Dynamic clustering approach for run-time applications mapping on NoC-based multi/many-core systems2020 Second International Conference on Embedded & Distributed Systems (EDiS)10.1109/EDiS49545.2020.9296439(15-20)Online publication date: 3-Nov-2020
https://doi.org/10.1109/EDiS49545.2020.9296439
Show More Cited By

Index Terms

Multi-task dynamic mapping onto NoC-based MPSoCs
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Multiple instruction, multiple data

Recommendations

Dynamic Task Mapping for MPSoCs

Multiprocessor-system-on-a-chip (MPSoC) applications can consist of a varying number of simultaneous tasks and can change even after system design, enforcing a scenario that requires the use of dynamic task mapping. This article investigates dynamic ...
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs
RSP '07: Proceedings of the 18th IEEE/IFIP International Workshop on Rapid System Prototyping

Multiprocessor Systems-on-Chip (MPSoCs) is a trend in VLSI design, since they minimize the "design crisis” (gap between silicon technology and actual SoC design capacity) and reduce the time to market. Important issues in MPSoC design are the ...
Dynamic communications mapping in multi-tasks NoC-based heterogeneous MPSoCs platform

Multi-processor system-on-chip MPSoC has emerged as a solution to address the increased computational requirements of modern applications. The network-on-chip NoC has been introduced as a power-efficient and scalable communication infrastructure between ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '11: Proceedings of the 24th symposium on Integrated circuits and systems design

August 2011

244 pages

ISBN:9781450308281

DOI:10.1145/2020876

General Chair:
Antonio Carlos Cavalcanti
Federal University of Paraíba, Brazil
,
Program Chairs:
Elmar Uwe Kurl Melcher
Federal University of Campina Grande, Brazil
,
Jürgen Becker
Karlsruhe Institute of Technology (KIT), DE

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SBMicro
IEEE ICAS
IEEE Circuits and Systems Society
SBC
SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 30 August 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SBCCI '11

Sponsor:

SIGDA

SBCCI '11: 24th Symposium on Integrated Circuits and Systems Design

August 30 - September 2, 2011

João Pessoa, Brazil

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

19
Total Citations
View Citations
251
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 02 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Raj RJoseph AH. AKalady SB. J(2023)SpecMap: An efficient spectral partitioning based static application mapping algorithm for 2D mesh NoCsConcurrency and Computation: Practice and Experience10.1002/cpe.783835:26Online publication date: 17-Jun-2023
https://doi.org/10.1002/cpe.7838
Chen HZhang ZChen PLuo XLi SLiu W(2021)MARCO: A High-performance Task Mapping and Routing Co-optimization Framework for Point-to-Point NoC-based Heterogeneous Computing SystemsACM Transactions on Embedded Computing Systems10.1145/347698520:5s(1-21)Online publication date: 17-Sep-2021
https://dl.acm.org/doi/10.1145/3476985
Gaffour KBenhaoua MDey SSingh ABenyamina A(2020)Dynamic clustering approach for run-time applications mapping on NoC-based multi/many-core systems2020 Second International Conference on Embedded & Distributed Systems (EDiS)10.1109/EDiS49545.2020.9296439(15-20)Online publication date: 3-Nov-2020
https://doi.org/10.1109/EDiS49545.2020.9296439
Manna KMathew JManna KMathew J(2019)Alternative ApproachesDesign and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures10.1007/978-3-030-31310-4_2(13-31)Online publication date: 21-Dec-2019
https://doi.org/10.1007/978-3-030-31310-4_2
Sacanamboy Franco MBolaños-Martinez FBernal-Noreña ÁNieto-Londoño R(2017)Genetic algorithm for task mapping in embedded systems on a hierarchical architecture based on wireless network on chip WiNoCDYNA10.15446/dyna.v84n201.5388684:201(202)Online publication date: 10-Jun-2017
https://doi.org/10.15446/dyna.v84n201.53886
Hoveida MAghaaliakbari FBashizade RArjomand MSarbazi-Azad H(2017)Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon EraACM Transactions on Design Automation of Electronic Systems10.1145/305520222:4(1-26)Online publication date: 15-Jun-2017
https://dl.acm.org/doi/10.1145/3055202
Yang LLiu WJiang WLi MYi JSha E(2016)Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication OptimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.253535924:10(3027-3040)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1109/TVLSI.2016.2535359
Mandelli MCastilhos GSassatelli GOst LMoraes Fde Lima RCunha APlett Cde Oliveira W(2015)A Distributed Energy-aware Task Mapping to Achieve Thermal Balancing and Improve Reliability of Many-core SystemsProceedings of the 28th Symposium on Integrated Circuits and Systems Design10.1145/2800986.2800992(1-7)Online publication date: 31-Aug-2015
https://dl.acm.org/doi/10.1145/2800986.2800992
Mandelli MOst LSassatelli GMoraes F(2015)Trading-off system load and communication in mapping heuristics for improving NoC-based MPSoCs reliabilitySixteenth International Symposium on Quality Electronic Design10.1109/ISQED.2015.7085457(392-396)Online publication date: Mar-2015
https://doi.org/10.1109/ISQED.2015.7085457
Dongsheng Ye Wei Hu Benben Liu Xinwei Cao Zhanyan Zhang (2015)Communication energy oriented scheduling optimization for network on chip2015 Chinese Automation Congress (CAC)10.1109/CAC.2015.7382462(18-22)Online publication date: Nov-2015
https://doi.org/10.1109/CAC.2015.7382462
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten