Vladimir Yanakiev
ABSTRACT
In every network bus there is a situation of an output signal calculated on the base of few input signals. This is implemented by function, written on program language. When entire program is realized it will be written in flash memory of the controller that transmits the signals.
In many cases output signal values are formed in clusters, groups with same output value and close input values. In present investigation different methods of approaches are engaged and their positive and negative sides are compared. Algorithms for founding boundaries of such clusters using polynomials are suggested in the paper. Methods for their realizations by functions with minimal usage of memory (flash and RAM) are suggested. Neural networks are also investigated in such direction.
- CAN. Controller Area Network. http://www.can.bosch.com/.Google Scholar
- Lukasiewycz M., M. Glaß, C. Haubelt, J. Teich, R. Regler, and B. Lang, Concurrent Topology and Routing Optimization in Automotive Network Integration, Proceedings of the Design Automation Conference (DAC 2008), pp. 626--629, 2008 Google ScholarDigital Library
- Cicic T., A Prototype Implementation of an SCI-ATM Bridge for Interconnection of Local Area Multi Processors, May, 13, 1997Google Scholar
- Erazmus D., MPC5674F Software Initialization and Optimization, 2010Google Scholar
- Finc M and A. Zemva, A systematic approach to profiling for hardware/software partitioning, Computers & Electrical Engineering, Volume 31, Issue 2, March 2005, Pages 93--111 Google ScholarDigital Library
- www.ghs.comGoogle Scholar
- User's Manual U15943EJ2V0UM, 2002 NEC Corporation, http://www.ic-on-line.cn/IOL_UPD703217/PdfView/202739.htmGoogle Scholar
Index Terms
- Static memory optimization by clustering and neural networks in embedded devices
Recommendations
Adaptive Page Packing and Storing Method for PCM-Flash Hybrid Memory Structure
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and SystemsThis paper presents an advanced PCM-Flash hybrid memory structure for the integrated memory-disk (IMD) structure merging the conventional main memory and disk storage into a single memory layer. The proposed structure can enhance overall write access ...
Sieve-Decrease Algorithms of Polynomial Neural Networks
CSIE '09: Proceedings of the 2009 WRI World Congress on Computer Science and Information Engineering - Volume 05To overcome the problem of determining the number of hidden-layer neurons in feed-forward neural networks, a polynomial feed-forward neural network with a single hidden layer is presented based on the theory of polynomial approximation, where the ...
A self-tuning hybrid flash translation layer for embedded systems
CompSysTech '11: Proceedings of the 12th International Conference on Computer Systems and TechnologiesThe paper represents an approach for designing and implementing a hybrid variant of a flash translation layer. The two classic realizations are the page-mapping FTL and the block-mapping FTL. The page-mapping FTL keeps an address table referring each ...
Comments