skip to main content
10.1145/2024724.2024768acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

Hybrid modeling of non-stationary process variations

Published:05 June 2011Publication History

ABSTRACT

Accurate characterization of spatial variation is essential for statistical performance analysis and modeling, post-silicon tuning, and yield analysis. Existing approaches for spatial modeling either assume that: (i) non-stationarities arise due to a smoothly varying trend component or that (ii) the process is stationary within regions associated with a predefined grid. While such assumptions may hold when profiling certain classes of variations, a number of recent modeling studies suggest that non-stationarities arise from both shifts in the process mean as well as fluctuations in the variance of the process. In order to provide a compact model for non-stationary process variations, we introduce a new hybrid spatial modeling framework that models the spatially varying random field as a union of non-overlapping rectangular regions where the process is assumed to be locally-stationary within each region. To estimate the parameters in our hybrid spatial model, we develop a host of techniques to both estimate the change-points in the random field and to find an appropriate partitioning of the chip into disjoint regions where the field is locally-stationary. We verify our models and results on measurements collected from 65nm FPGAs.

References

  1. A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaranand, M. Zhao, K. Gala, and R. Panda. Statistical delay computation considering spatial correlations. In ASPDAC, pages 271--276, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. K. Balakrishnan and D. Boning. Measurement and analysis of contact plug resistance variability. In Custom Integrated Circuits Conference (CICC), pages 415--422, 2009.Google ScholarGoogle ScholarCross RefCross Ref
  3. D. Boning, J. Chung, D. Ouma, and R. Divecha. Spatial variation in semiconductor processes. Process Control Diagnostics and Modeling in Semiconductor Manufacturing, 97(9):92--83, 1997.Google ScholarGoogle Scholar
  4. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In DAC, pages 338--342, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. H. Chang and S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In ICCAD, page 621, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. H. Chang and S. S. Sapatnekar. Prediction of leakage power under process uncertainties. ACM Trans. Des. Autom. Electron. Syst., 12(2):12, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. L. Cheng, P. Gupta, C. Spanos, K. Qian, and L. He. Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability. In DAC, pages 104--109, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Q. Fu, W.-S. Luk, J. Tao, and C. Y. and X. Zeng. Characterizing intradie spatial correlation using spectral density method. In Symposium on Quality of Electronic Design, pages 718--723, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. M. Grant and S. Boyd. CVX: Matlab software for disciplined convex programming. 2009.Google ScholarGoogle Scholar
  10. S. i. Ohkawa, H. Masuda, and Y. Inoue. A novel expression of spatial correlation by a random curved surface model and its application to LSI design. E91-A:1062-1070, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. J. Jinjun, V. Zolotov, and H. Lei. Robust extraction of spatial correlation. TCAD, 26(4):619--631, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. J. l. Starck, M. Elad, and D. Donoho. Image decomposition via the combination of sparse representations and a variational approach. IEEE Transactions on Image Processing, 14:1570--1582, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. B. Liu. Spatial correlation extraction via random field simulation and production chip performance regression. In DATE, pages 527--532, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. F. Liu. A general framework for spatial correlation modeling in VLSI design. In DAC, pages 817--822, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. J.-H. Liu, M.-F. Tsai, L. Chen, and C. C.-P. Chen. Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications. In DAC, pages 694--697, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. M. Majzoobi, E. Dyer, A. Elnably, and F. Koushanfar. Rapid FPGA characterization using clock synthesis and signal sparsity. In ITC, 2010.Google ScholarGoogle Scholar
  17. M. Orshansky, S. R. Nassif, and D. Boning. Design for Manufacturability and Statistical Design: A Constructive Approach. Springer, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. L. I. Rudin, S. Osher, and E. Fatemi. Nonlinear total variation based noise removal algorithms. Phys. D, 60(1--4):259--268, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. T. Sato, H. Ueyama, N. Nakayama, and K. Masu. Determination of optimal polynomial regression function to decompose on-die systematic and random variations. In ASPDAC, pages 518--523, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. P. Sedcole and P. Y. K. Cheung. Within-die delay variability in 90nm FPGAs and beyond. In FPT, pages 97--104, 2006.Google ScholarGoogle ScholarCross RefCross Ref
  21. P. Sedcole, S. P. Wong, and P. Y. K. Cheung. Compensating for variability in FPGAs by re-mapping and re-placement. In FPL, pages 613--616, 2009.Google ScholarGoogle ScholarCross RefCross Ref
  22. M. Shiqian, Y. Wotao, Z. Yin, and A. Chakraborty. An efficient algorithm for compressed mr imaging using total variation and wavelets. In Computer Vision and Pattern Recognition Conference (CVPR), pages 1--8, 2008.Google ScholarGoogle ScholarCross RefCross Ref
  23. W. Zhang, W. Yu, Z. Wang, Z. Yu, R. Jiang, and J. Xiong. An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation. In Proceedings of the conference on Design, automation and test in Europe (DATE), pages 580--585, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Hybrid modeling of non-stationary process variations

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        DAC '11: Proceedings of the 48th Design Automation Conference
        June 2011
        1055 pages
        ISBN:9781450306362
        DOI:10.1145/2024724

        Copyright © 2011 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 5 June 2011

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article

        Acceptance Rates

        Overall Acceptance Rate1,770of5,499submissions,32%

        Upcoming Conference

        DAC '24
        61st ACM/IEEE Design Automation Conference
        June 23 - 27, 2024
        San Francisco , CA , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader