research-article

Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability

Authors:

Bertan Bakkaloglu,

Yu CaoAuthors Info & Claims

DAC '11: Proceedings of the 48th Design Automation Conference

Pages 322 - 327

https://doi.org/10.1145/2024724.2024801

Published: 05 June 2011 Publication History

Abstract

The design and development of analog/mixed-signal (AMS) ICs is becoming increasingly expensive, complex, and lengthy. Lacking a reconfigurable platform, analog designers are denied the benefits of rapid prototyping, hardware emulation, and smooth migration to advanced technology nodes. To overcome these limitations, this work proposes a new approach that maps any AMS design problem to a transistor-level reconfigurable vehicle, thus enabling fast validation and a reduction in post-Silicon bugs, and minimizing design risk and costs. The unique features of the approach include: (1) transistor-level programmability that emulates each transistor behavior in an analog design, reproducing the system and achieving very fine granularity of reconfiguration; (2) programmable switches that are treated as a design component during analog transistor mapping, and optimized with the reconfiguration matrix; (3) parasitics reduction that leverages the aggressive scaling of CMOS technology. Based on these principles, a digitally controlled PANDA platform is designed at a 32nm node. Several 90nm analog blocks are successfully emulated with the 32nm platform, including a folded-cascode operational amplifier, a sample-and-hold module (S/H), and a voltage-controlled oscillator (VCO). A solid basis to future efforts on the architecture, hierarchical optimization, and related design automation tools is demonstrated.

References

[1]

International Technology Roadmap of Semiconductors, 2009 (available at http://www.itrs.net/).

[2]

T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, D. V. Anderson, "Large-scale field-programmable analog arrays for analog signal processing," IEEE Transactions on Circuits and Systems I, vol. 52, no. 11, pp. 2298--2307, Nov. 2005.

[3]

T. S. Hall, C. M. Twigg, P. Hasler, D. V. Anderson, "Developing large-scale field-programmable analog arrays for rapid prototyping," International Journal of Embedded Systems, vol. 1, no. 3/4, pp. 179--192, 2005.

[4]

D. Marsh, "Programmable analogue ICs challenge SPICE- and breadboard-designs," EDN Europe, pp. 30--36, October 2001.

[5]

V. Aggarwal, M. Mao, and U.-M. O'Reilly, "A self-tuning analog proportional-integral-derivative (PID) controller," The First NASA/ESA Conference on Adaptive Hardware and Systems, pp. 12--19, 2006.

Digital Library

[6]

B. Razavi, "Cognitive radio design challenges and techniques," IEEE Journal of Solid-State Circuits, vol. 45, no. 8, pp. 1542--1553, Aug. 2010.

[7]

D. C. Brown, B. Chandrasekaran, Design problem solving: knowledge structures and control strategies, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1989.

Digital Library

[8]

B. Murmann, P. Nikaeen, D. Connelly, and R. Dutton, "Impact of scaling on analog performance and associated modeling needs," IEEE Trans. Electron Dev., vol. 53, no. 9, pp. 2160--2167, Sep. 2006.

[9]

C. Hu, Modern Semiconductor Devices for Integrated Circuits, Prentice Hall, 2010.

[10]

W. Zhao, Y. Cao, "New generation of predictive technology model for sub-45nm early design exploration," IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 2816--2823, November 2006 (available at http://ptm.asu.edu).

[11]

B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2001.

Digital Library

[12]

B. Razavi, "Design of sample-and-hold amplifiers for highspeed low-voltage A/D converters," Custom Integrated Circuits Conference, pp. 59--66, 1997.

[13]

A. M. Abo, "Design for reliability of low-voltage, switched-capacity circuits," PhD Thesis, University of California, Berkeley, 1999.

[14]

J. Maneatis, J. Kim, I. McClatchie, J. Maxey, M., Shankaradas, "Self-biased high-bandwidth low jitter 1-to-4096 multiplier clock generator PLL," DAC, pp. 688, 2003.

Digital Library

[15]

J. Maneatis, "Low jitter process-independent DLL and PLL based on self-biased techniques," ISSCC, pp. 130--131, 1996.

[16]

A. Iwata, N. Sakimura, M. Nagata, and T. Morie, "An architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multi-bit quantizer," IEEE Trans. Circuits Systs II, vol. 46, no. 7, pp.941--945, Jul. 1999.

Cited By

Alshaya APamarti SPapavassiliou C(2024)FPGA Crystal Oscillator Circuit Emulation Based on Wave Digital FilterIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.330559732:1(103-115)Online publication date: Jan-2024
https://doi.org/10.1109/TVLSI.2023.3305597
Suda NSuh JHakim NCao YBakkaloglu B(2016)A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit EmulationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2015.251271863:2(181-190)Online publication date: Feb-2016
https://doi.org/10.1109/TCSI.2015.2512718
Chang DKitchen JOzev S(2016)Post-production adaptation of RF circuits for application-specific performance metrics2016 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2016.7539168(2775-2778)Online publication date: May-2016
https://doi.org/10.1109/ISCAS.2016.7539168
Show More Cited By

Index Terms

Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
  2. Hardware validation

Recommendations

A wideband linear tunable CDTA and its application in field programmable analogue array

In this paper, a NMOS-based wideband low power and linear tunable transconductance current differencing transconductance amplifier (CDTA) is presented. Based on the NMOS CDTA, a novel simple and easily reconfigurable configurable analogue block (CAB) is ...
Impact of high-k spacer on device performance of a junctionless transistor

The impact of spacer dielectric on both sides of gate oxide on the device performance of a symmetric double-gate junctionless transistor (DGJLT) is reported for the first time. The digital and analog performance parameters of the device considered in ...
New sub-20nm transistors: why and how
DAC '11: Proceedings of the 48th Design Automation Conference

Two new MOSFET structures are candidates for sub-20nm IC technologies according to International Technology Roadmap for Semiconductors. FinFET and UTB-SOI transistors are poised to replace today' s MOSFETs and will provide much needed relief to ICs from ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '11: Proceedings of the 48th Design Automation Conference

June 2011

1055 pages

ISBN:9781450306362

DOI:10.1145/2024724

General Chair:
Leon Stok
IBM Corp., Hopewell Jct., NY
,
Program Chairs:
Nikil Dutt
Univ. of California, Irvine, CA
,
Soha Hassoun
Tufts Univ., Medford, MA

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE Council on Electronic Design Automation (CEDA)

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '11

Sponsor:

EDAC
SIGDA

DAC '11: The 48th Annual Design Automation Conference 2011

June 5 - 10, 2011

California, San Diego

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
116
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)1

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Alshaya APamarti SPapavassiliou C(2024)FPGA Crystal Oscillator Circuit Emulation Based on Wave Digital FilterIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.330559732:1(103-115)Online publication date: Jan-2024
https://doi.org/10.1109/TVLSI.2023.3305597
Suda NSuh JHakim NCao YBakkaloglu B(2016)A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit EmulationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2015.251271863:2(181-190)Online publication date: Feb-2016
https://doi.org/10.1109/TCSI.2015.2512718
Chang DKitchen JOzev S(2016)Post-production adaptation of RF circuits for application-specific performance metrics2016 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2016.7539168(2775-2778)Online publication date: May-2016
https://doi.org/10.1109/ISCAS.2016.7539168
Wu WChen YMa YLiu CJou JPamarti SHe L(2016)Wave digital filter based analog circuit emulation on FPGA2016 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS.2016.7527483(1286-1289)Online publication date: May-2016
https://doi.org/10.1109/ISCAS.2016.7527483
Trefzer MWalker JBale STyrrell A(2015)Fighting stochastic variability in a D‐type flip‐flop with transistor‐level reconfigurationIET Computers & Digital Techniques10.1049/iet-cdt.2014.01469:4(190-196)Online publication date: Jul-2015
https://doi.org/10.1049/iet-cdt.2014.0146
Nothaft FFernandez LCefali SShah NRael JDarnell LChang Y(2014)Pragma-based floating-to-fixed point conversion for the emulation of analog behavioral modelsProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691494(633-640)Online publication date: 3-Nov-2014
https://dl.acm.org/doi/10.5555/2691365.2691494
Nothaft FFernandez LCefali SShah NRael JDarnell L(2014)Pragma-based floating-to-fixed point conversion for the emulation of analog behavioral models2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2014.7001419(633-640)Online publication date: Nov-2014
https://doi.org/10.1109/ICCAD.2014.7001419
Suh JSuda NXu CHakim NCao YBakkaloglu B(2013)Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog EmulationIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2012.222045360:6(1369-1380)Online publication date: Jun-2013
https://doi.org/10.1109/TCSI.2012.2220453
Hakim NBhaduri ADonepudi KBodapati S(2012)A hybrid electrical-behavioral modeling approach for pre- and post-silicon electrical validationProceedings of the IEEE 2012 Custom Integrated Circuits Conference10.1109/CICC.2012.6330559(1-5)Online publication date: Sep-2012
https://doi.org/10.1109/CICC.2012.6330559

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten