Jonas Diemer
Jonas Rox
ABSTRACT
Current on-chip and macro networks use multi-stage arbitration schemes which independently assign different resources such as crossbar inputs and outputs to individual traffic streams. To use these networks in real-time systems, their worst-case behavior must be proved analytically in order to ensure the required timing guarantees. Current analysis approaches, however, do not capture the multi-stage arbitration accurately. In this paper, we propose an analysis that maps the multi-stage arbitration to a schedulability analysis of multiprocessors with shared resources. This allows the exploitation of knowledge about the worst-case behavior of the individual traffic streams, which is required to provide nonsymmetric guarantees. Using this scheduling analysis approach, a detailed analysis solution for a common multi-stage arbitration scheme (iSLIP) is presented. Finally, we evaluate the proposed approach experimentally and compare it to previous work.
- T. Bjerregaard. The MANGO Clockless Network-on-Chip: Concepts and Implementation. PhD thesis, IMM, Danmarks Tekniske Universitet, 2005.Google Scholar
- E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS Architecture and Design Process for Network on Chip. J. Syst. Archit., 50(2--3):105--128, 2004. Google ScholarDigital Library
- W. Dally. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004. Google ScholarDigital Library
- J. Diemer and R. Ernst. Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks. In NOCS, 2010. Google ScholarDigital Library
- J. Draper and J. Ghosh. A comprehensive analytical model for wormhole routing in multicomputer systems. Journal of Parallel and Distributed Computing, 23(2):202--214, 1994. Google ScholarDigital Library
- M. A. A. Faruque, G. Weiss, and J. Henkel. Bounded Arbitration Algorithm for QoS-Supported On-chip Communication. In CODESGoogle Scholar
- ISSS'06, 2006.Google Scholar
- K. Goossens, J. Dielissen, and A. Ruadulescu. Æthereal Network on Chip: Concepts, Architectures, and Implementations. IEEE DESIGN & TEST, 22(5):414--421, 2005. Google ScholarDigital Library
- S. Gopalakrishnan, M. Caccamo, and L. Sha. Switch scheduling and network design for real-time systems. In RTAS'06, 2006. Google ScholarDigital Library
- A. Hansson, K. Goossens, and A. R\uadulescu. A unified approach to constrained mapping and routing on network-on-chip architectures. In CODES Google ScholarDigital Library
- ISSS'05. ACM New York, NY, USA, 2005.Google Scholar
- R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System Level Performance Analysis--the SymTA/S Approach. IEE Proceedings-Computers and Digital Techniques, 152(2):148--166, 2005.Google Scholar
- P. Hu and L. Kleinrock. An analytical model for wormhole routing with finite size input buffers. In ITC-15, 1997.Google ScholarCross Ref
- B. Kim, J. Kim, S. Hong, and S. Lee. A real-time communication method for wormhole switching networks. Parallel and Distributed Systems, IEEE Transactions on, 13(12):1261--1274, 2002.Google Scholar
- T. Kranich and M. Berekovic. NoC switch with credit based guaranteed service support qualified for GALS systems. In DSD'10. CPS, 2010. Google ScholarDigital Library
- J. Le Boudec and P. Thiran. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer, 2001. Google ScholarDigital Library
- J. Lee, M. C. Ng, and K. Asanovic. Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks. In ISCA'08, 2008. Google ScholarDigital Library
- S. Lee. Real-time wormhole channels. Journal of Parallel and Distributed Computing, 63(3):299--311, 2003. Google ScholarDigital Library
- J. Lehoczky. Fixed priority scheduling of periodic task sets with arbitrary deadlines. In RTSS'90, 1990.Google ScholarCross Ref
- R. Marculescu, U. Ogras, L. Peh, N. Jerger, and Y. Hoskote. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(1):3, 2009. Google ScholarDigital Library
- T. M. Marescaux. Mapping and Management of Communication Services on MP-SoC Platforms. PhD thesis, Technische Universiteit Eindhoven, 2007.Google Scholar
- N. McKeown. The iSLIP scheduling algorithm for input-queued switches. IEEE/ACM Transactions on Networking (TON), 7(2):188--201, 1999. Google ScholarDigital Library
- M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip. In DATE'04, 2004. Google ScholarDigital Library
- M. Negrean, S. Schliecker, and R. Ernst. Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources. In DATE'09, 2009. Google ScholarDigital Library
- U. Ogras and R. Marculescu. Analytical router modeling for networks-on-chip performance analysis. In DATE'07, 2007. Google ScholarDigital Library
- R. Racu, L. Li, R. Henia, A. Hamann, and R. Ernst. Improved response time analysis of tasks scheduled under preemptive round-robin. In CODES+ISSS'07, 2007. Google ScholarDigital Library
- D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, and H. Sarbazi-Azad. A method for calculating hard QoS guarantees for Networks-on-Chip. In ICCAD'09, 2009. Google ScholarDigital Library
- S. Schliecker and R. Ernst. A Recursive Approach to End-To-End Path Latency Computation in Heterogeneous Multiprocessor Systems. In CODES+ISSS'09. ACM, 2009. Google ScholarDigital Library
- S. Schliecker, M. Negrean, and R. Ernst. Response Time Analysis in Multicore ECUs with Shared Resources. IEEE Transactions on Industrial Informatics, 5(4):402--413, 2009.Google ScholarCross Ref
- S. Schliecker, J. Rox, M. Ivers, and R. Ernst. Providing Accurate Event Models for the Analysis of Heterogeneous Multiprocessor Systems. In CODES-ISSS'08, 2008. Google ScholarDigital Library
- Z. Shi and A. Burns. Real-time communication analysis for on-chip networks with wormhole switching. In NOCS, 2008. Google ScholarDigital Library
- Y. Tamir and H. Chi. Symmetric crossbar arbiters for VLSI communication switches. IEEE Transactions on Parallel and Distributed Systems, 4:13--27, 1993. Google ScholarDigital Library
- L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In ISCAS'00, volume 4. IEEE, 2000.Google ScholarCross Ref
- K. Tindell, A. Burns, and A. Wellings. An extendible approach for analyzing fixed priority hard real-time tasks. Real-Time Systems, 6(2):133--151, 1994. Google ScholarDigital Library
- K. Tindell and J. Clark. Holistic schedulability analysis for distributed hard real-time systems. Microprocessing and microprogramming, 40(2--3):117--134, 1994. Google ScholarDigital Library
- Q. Wang, S. Gopalakrishnan, X. Liu, and L. Sha. A Switch Design for Real-Time Industrial Networks. In RTAS'08. Citeseer, 2008. Google ScholarDigital Library
Index Terms
- Real-time communication analysis for networks with two-stage arbitration
Recommendations
An asynchronous hierarchical router for networks-on-chip-based three-dimensional multi-processor system-on-chip
Three-dimensional networks-on-chip (3D NoC) are rising as a good approach to well managed complex interconnections in 3D multi-processor system-on-chip (MPSoC). This paper introduces a new router in order to enhance throughput and latency compared to ...
Fast and Cycle-Accurate Emulation of Large-Scale Networks-on-Chip Using a Single FPGA
Modeling and simulation/emulation play a major role in research and development of novel Networks-on-Chip (NoCs). However, conventional software simulators are so slow that studying NoCs for emerging many-core systems with hundreds to thousands of cores ...
Streamlined network-on-chip for multicore embedded architectures
ARCS'12: Proceedings of the 25th international conference on Architecture of Computing SystemsMPSoCs are becoming complex systems incorporating a large number of compute cores as well as various accelerators and application specific units. To handle the communication in MPSoCs, the Network-on-Chip (NoC) concept has been proposed as a versatile ...
Comments