research-article

Architecting processors to allow voltage/reliability tradeoffs

Authors:

Rakesh KumarAuthors Info & Claims

CASES '11: Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems

Pages 115 - 124

https://doi.org/10.1145/2038698.2038718

Published: 09 October 2011 Publication History

Abstract

Escalating variations in modern CMOS designs have become a threat to Moore's law. While previous works have proposed techniques for tolerating variations by trading reliability for reduced voltage (energy) [10], the benefits of such techniques are limited, because voltage/reliability tradeoffs in conventional processors often introduce more errors than can be gainfully tolerated [14]. Recent work has proposed circuit and design-level optimizations [14, 15]that manipulate the error rate behavior of a design to increase the potential for energy savings from voltage/reliability tradeoffs. In this paper, we investigate whether architectural optimizations can also manipulate error rate behavior to significantly increase the energy savings from voltage/reliability tradeoffs. To this end, we demonstrate how error rate behavior indeed depends on processor architecture, and that architectural optimizations can be used to manipulate the error rate behavior of a processor. We show that architectural optimizations can significantly enhance voltage/reliability tradeoffs, achieving up to 29% additional energy savings for processors that employ Razor-based error resilience.

References

[1]

K. Bowman, J. Tschanz, C. Wilkerson, S. Lu, T. Karnik, V. De, and S. Borkar. Circuit techniques for dynamic variation tolerance. In DAC, 2009.

Digital Library

[2]

D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA, 2000.

Digital Library

[3]

Cadence. Cadence LC User's Manual.

[4]

Cadence. Cadence NC-Verilog User's Manual.

[5]

Cadence. Cadence SOCEncounter User's Manual.

[6]

L. Chakrapani, B. Akgul, S. Cheemalavagu, P. Korkmaz, K. Palem, and B. Seshasayee. Ultra-efficient (embedded) soc architectures based on probabilistic cmos (pcmos) technology. DATE, pages 1110--1115, 2006.

Digital Library

[7]

N. Choudhary, S. Wadhavkar, T. Shah, S. Navada, H. Najaf-abadi, and E. Rotenberg. Fabscalar. In WARP, 2009.

[8]

I. Corporation. Intel atom processor z5xx series. 2008.

[9]

S. Dhar, D. Maksimovic, and B. Kranzen. Closed-loop adaptive voltage scaling controller for standard-cell asics. ISLPED, 2002.

Digital Library

[10]

D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In MICRO, page 7, 2003.

Digital Library

[11]

Y. Fujimura, O. Hirabayashi, T. Sasaki, A. Suzuki, A. Kawasumi, Y. Takeyama, K. Kushida, G. Fukano, A. Katayama, Y. Niki, and T. Yabe. A configurable sram with constant-negative-level write buffer for low voltage operation with 0.149μ m ² cell in 32nm high-k/metal gate cmos. In ISSCC, 2010.

[12]

B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale cmps through core overclocking. PACT, pages 213--224, 2007.

Digital Library

[13]

G. Hamerly, E. Perelman, J. Lau, and B. Calder. Simpoint 3.0: Faster and more flexible program analysis. In JILP, 2005.

[14]

A. Kahng, S. Kang, R. Kumar, and J. Sartori. Designing processors from the ground up to allow voltage/reliability tradeoffs. In HPCA, 2010.

[15]

A. Kahng, S. Kang, R. Kumar, and J. Sartori. Recovery-driven design: A methodology for power minimization for error tolerant processor modules. In DAC, 2010.

Digital Library

[16]

A. Kahng, S. Kang, R. Kumar, and J. Sartori. Slack redistribution for graceful degradation under voltage overscaling. In ASPDAC, 2010.

Digital Library

[17]

T. Kehl. Hardware self-tuning and circuit performance monitoring. ICCD, pages 188--192, 1993.

[18]

X. Liang and D. Brooks. Microarchitecture parameter selection to optimize system performance under process variation. In ICCAD, pages 429--436, 2006.

Digital Library

[19]

S. Narayanan, J. Sartori, R. Kumar, and D. Jones. Scalable stochastic processors. In DATE, 2010.

Digital Library

[20]

S. Palacharla, N. Jouppi, and J. Smith. Complexity-effective superscalar processors. ISCA, 1997.

Digital Library

[21]

Y. Pan, J. Kong, S. Ozdemir, G. Memik, and S. W. Chung. Selective wordline voltage boosting for caches to manage yield under process variations. In DAC, pages 57--62, 2009.

Digital Library

[22]

J. Sartori and R. Kumar. Overscaling-friendly timing speculation architectures. In GLSVLSI, 2010.

Digital Library

[23]

Sun. Sun OpenSPARC Project.

[24]

Synopsys. Synopsys Design Compiler User's Manual.

[25]

Synopsys. Synopsys PrimeTime User's Manual.

[26]

D. M. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, 1996.

Digital Library

[27]

University of Michigan. Bug Underground.

[28]

N. Zea, J. Sartori, B. Ahrens, and R. Kumar. Optimal power/performance pipelining for error resilient processors. In ICCD, 2010.

Cited By

Leon VHanif MArmeniakos GJiao XShafique MPekmestzi KSoudris D(2025)Approximate Computing Survey, Part II: Application-Specific & Architectural Approximation Techniques and ApplicationsACM Computing Surveys10.1145/371168357:7(1-36)Online publication date: 20-Feb-2025
https://dl.acm.org/doi/10.1145/3711683
Verdeja Herms YLi YHomayoun HTaskin BMohsenin TZhao W(2019)Crash SkippingProceedings of the 2019 Great Lakes Symposium on VLSI10.1145/3299874.3317986(129-134)Online publication date: 13-May-2019
https://dl.acm.org/doi/10.1145/3299874.3317986
Mahmoud AVenkatagiri RAhmed KMisailovic SMarinov DFletcher CAdve SBahar IHerlihy MWitchel ELebeck A(2019)MinotaurProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304050(1087-1103)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304050
Show More Cited By

Recommendations

Compiling for energy efficiency on timing speculative processors
DAC '12: Proceedings of the 49th Annual Design Automation Conference

Timing speculation is a promising technique for improving microprocessor yield, in field reliability, and energy efficiency. Previous evaluations of the energy efficiency benefits of timing speculation have either been based on code compiled for a ...
Exploiting Timing Error Resilience in Processor Architecture
Special Section on Probabilistic Embedded Computing

Escalating variations in modern CMOS designs have become a threat to Moore’s law. In light of the increasing costs of standard worst-case design practices, timing speculation has become a popular approach for dealing with static and dynamic non-...
Energy-efficient register caching with compiler assistance

The register file is a critical component in a modern superscalar processor. It must be large enough to accommodate the results of all in-flight instructions. It must also have enough ports to allow simultaneous issue and writeback of many values each ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CASES '11: Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems

October 2011

250 pages

ISBN:9781450307130

DOI:10.1145/2038698

Program Chairs:
Rajesh Gupta
University of California at San Diego
,
Vincent Mooney
Georgia Tech. & Nanyang Tech. U.

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 October 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWeek '11

Sponsor:

ESWeek '11: Seventh Embedded Systems Week

October 9 - 14, 2011

Taipei, Taiwan

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
158
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Leon VHanif MArmeniakos GJiao XShafique MPekmestzi KSoudris D(2025)Approximate Computing Survey, Part II: Application-Specific & Architectural Approximation Techniques and ApplicationsACM Computing Surveys10.1145/371168357:7(1-36)Online publication date: 20-Feb-2025
https://dl.acm.org/doi/10.1145/3711683
Verdeja Herms YLi YHomayoun HTaskin BMohsenin TZhao W(2019)Crash SkippingProceedings of the 2019 Great Lakes Symposium on VLSI10.1145/3299874.3317986(129-134)Online publication date: 13-May-2019
https://dl.acm.org/doi/10.1145/3299874.3317986
Mahmoud AVenkatagiri RAhmed KMisailovic SMarinov DFletcher CAdve SBahar IHerlihy MWitchel ELebeck A(2019)MinotaurProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304050(1087-1103)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304050
Venkatagiri RMahmoud AHari SAdve SHsu WYang CLipasti MLee H(2016)ApproxilyzerThe 49th Annual IEEE/ACM International Symposium on Microarchitecture10.5555/3195638.3195689(1-14)Online publication date: 15-Oct-2016
https://dl.acm.org/doi/10.5555/3195638.3195689
Venkatagiri RMahmoud AHari SAdve S(2016)Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO.2016.7783745(1-14)Online publication date: Oct-2016
https://doi.org/10.1109/MICRO.2016.7783745
Zhuo Wang Kyong Ho Lee Verma N(2015)Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning KernelsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.234215323:8(1459-1470)Online publication date: 1-Aug-2015
https://dl.acm.org/doi/10.1109/TVLSI.2014.2342153
Assare OGupta RMarculescu RNicolescu G(2014)Timing analysis of erroneous systemsProceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis10.1145/2656075.2656101(1-10)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656075.2656101
Ye RYuan FSun ZJone WXu Q(2013)Post-placement voltage island generation for timing-speculative circuitsProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488872(1-6)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488872
Li TShafique MAmbrose JRehman SHenkel JParameswaran S(2013)RASTERProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488809(1-7)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488809
Emre YChakrabarti C(2013)Energy and Quality-Aware Multimedia Signal ProcessingIEEE Transactions on Multimedia10.1109/TMM.2013.226609415:7(1579-1593)Online publication date: 1-Nov-2013
https://dl.acm.org/doi/10.1109/TMM.2013.2266094
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten