Cited By
View all- Wan HGao XLong XJiang B(2017)Introducing parallel computing concepts in computer system related courses2017 IEEE Frontiers in Education Conference (FIE)10.1109/FIE.2017.8190566(1-7)Online publication date: 18-Oct-2017
Innovative system and application curriculum on multicore systems
Pages 25 - 31
Abstract
The multicore architectures are increasingly important in system design. Understanding the multicore architecture and multicore programming techniques is essential in system education. Therefore it is necessary to amend traditional content of system education to help students learn and gain experience in software development for multicore devices. In this paper, we present our newly funded education program. In addition, we focus on multi-core technologies. Our focus is also on programming models and how to devise parallel programs, as this is a shared ground between embedded multi-core systems and high-performance parallel systems. Two types of lab modules are developed: multicore system software lab modules and application lab modules. Together the lab modules can give students clear understanding of the principles and practice of parallel programming on multicore systems. Also the parallel design patterns are applied to help students to architect the software in order to develop robust multicore applications. The lab modules of real world applications let students experience the benefits of parallel programming and the computation power of multicore systems. Finally, discussions with design patterns with our two lab modules are given.
References
[1]
Chung-Wen Huang, Wei-Kuan Shih, Yarsun Hsu, and Jenq Kuen Lee. Configurable sid-based multi-core simulators for embedded system education. In Proceedings of the 2009 Workshop on Embedded Systems Education, WESE'09, pages 64--70, 2009.
[2]
Meng-Ting Wang, Po-Chun Huang, Jenq-Kuen Lee, Shang-Hong Lai, Roger Jang, Chun-Fa Chang, Chih-Wei Liu, Tei-Wei Kuo, and Steve Liao. Support of android lab modules for embedded system curriculum. In Proceedings of the 2010 Workshop on Embedded Systems Education, WESE'10, pages 4:1--4:8, 2010.
[3]
Intel® Manycore Testing Lab. http://www.intel.com/software/manycoretestinglab.
[4]
Intel® Threading Building Blocks. http://threadingbuildingblocks.org/.
[5]
OpenMP. http://openmp.org/wp/.
[6]
MPI. http://www.mcs.anl.gov/research/projects/mpi/.
[7]
Herb Sutter. The free lunch is over:a fundamental turn toward concurrency in software. Dr. Dobb's Journal, March, 2005.
[8]
Erich Gamma, Richard Helm, Ralph Johnson, and John M. Vlissides. Design Patterns: Elements of reusable Object Oriented Software. Addison-Wesley, 1994.
[9]
Timothy G. Mattson, Beverly A. Sanders, and Berna L. Massingill. Patterns for Parallel Programming. Addison-Wesley, 2004.
[10]
Kurt Keutzer and Tim Mattson. Our pattern language (pol): A design pattern language for engineering (parallel) software. In ParaPLoP Workshop on Parallel Progamming Patterns., 2009.
Index Terms
- Innovative system and application curriculum on multicore systems
Recommendations
Performance evaluation of OpenMP and CUDA on multicore systems
ICA3PP'12: Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part IINowadays, not only CPU but also GPU goes along the trend of multi-core processors. Parallel processing presents not only an opportunity but also a challenge at the same time. To explicitly parallelize the software by programmers or compilers is the key ...
A Parallel Implementation of Montgomery Multiplication on Multicore Systems: Algorithm, Analysis, and Prototype
The Montgomery Multiplication is one of the cornerstones of public-key cryptography, with important applications in the RSA algorithm, in Elliptic-Curve Cryptography, and in the Digital Signature Standard. The efficient implementation of this long-word-...
Accelerating Critical Section Execution with Asymmetric Multicore Architectures
Contention for critical sections can reduce performance and scalability by causing thread serialization. The proposed accelerated critical sections mechanism reduces this limitation. ACS executes critical sections on the high-performance core of an ...
Comments
Information & Contributors
Information
Published In
October 2011
57 pages
Copyright © 2011 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 13 October 2011
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
- Intel Corporation
- Embedded Software consortium, Ministry of Education, Taiwan
Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 181Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Reflects downloads up to 01 Mar 2025
Other Metrics
Citations
Cited By
View all- Wan HGao XLong XJiang B(2017)Introducing parallel computing concepts in computer system related courses2017 IEEE Frontiers in Education Conference (FIE)10.1109/FIE.2017.8190566(1-7)Online publication date: 18-Oct-2017
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in