Yuan-Hao Chang
Skip Abstract Section
Abstract
While solid-state drives are excellent alternatives to hard disks in mobile devices, a number of performance and reliability issues need to be addressed. In this work, we design an efficient flash management scheme for the performance improvement of low-cost MLC flash memory devices. Specifically, we design an efficient flash management scheme for multi-chipped flash memory devices with cache support, and develop a two-level address translation mechanism with an adaptive caching policy. We evaluated the approach on real workloads. The results demonstrate that it can improve the performance of multi-chipped solid-state drives through logical-to-physical mappings and concurrent accesses to flash chips.
- Agrawal, N., Prabhakaran, V., Wobber, T., Davis, J. D., Manasse, M., and Panigrahy, R. 2008. Design tradeoffs for SSD performance. In Proceedings of the USENIX 2008 Annual Technical Conference. USENIX Association, Berkeley, CA, 57--70. Google Scholar
Digital Library
- Ban, A. 2004. Wear leveling of static areas in flash memory. US Patent 6,732,221. M-systems.Google Scholar
- Ben-Aroya, A. and Toledo, S. 2006. Competitive analysis of flash-memory algorithms. In Proceedings of the 14th Conference on Annual European Symposium (ESA). 100--111. Google ScholarDigital Library
- Birrell, A., Isard, M., Thacker, C., and Wobber, T. 2007. A design for high-performance flash disks. SIGOPS Oper. Syst. Rev. 41, 2, 88--93. Google ScholarDigital Library
- Carrier, B. 2005. File System Forensic Analysis. Addison Wesley Professional. Google ScholarDigital Library
- Caulfield, A. M., Grupp, L. M., and Swanson, S. 2009. Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. SIGPLAN Not. 44, 217--228. Google ScholarDigital Library
- Chang, L.-P. and Kuo, T.-W. 2002. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 187--196. Google ScholarDigital Library
- Chang, L.-P. and Kuo, T.-W. 2004. An efficient management scheme for large-scale flash-memory storage systems. In Proceedings of the ACM Symposium on Applied Computing (SAC). 862--868. Google ScholarDigital Library
- Chang, Y.-H., Hsieh, J.-W., and Kuo, T.-W. 2007a. Endurance enhancement of flash-memory storage, systems: An efficient static wear leveling design. In Proceedings of the 44th Annual ACM/IEEE Design Automation Conference, 2007 (DAC'07). 212--217. Google ScholarDigital Library
- Chang, Y.-H., Hsieh, J.-W., and Kuo, T.-W. 2007b. Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design. In Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC). Google ScholarDigital Library
- Chang, Y.-H. and Kuo, T.-W. 2009. A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC). Google ScholarDigital Library
- Chang, Y.-H. and Kuo, T.-W. 2011. A management strategy for the reliability and performance improvement of MLC-based flash-memory storage systems. IEEE Trans. Comput. 60, 3, 305--320. Google ScholarDigital Library
- Cho, Y. J. and Jeon, J. W. 2008. Design of an efficient initialization method of a log-based file system with flash memory. In Proceedings of the 6th Annual IEEE International Conference on Industrial Informatics, 2008 (INDIN). 1620--1625.Google Scholar
- Doh, I. H., Lee, H. J., Moon, Y. J., Kim, E., Choi, J., Lee, D., and Noh, S. H. 2009. Impact of NVRAM write cache for file system metadata on i/o performance in embedded systems. In Proceedings of the ACM Symposium on Applied Computing (SAC'09). Google ScholarDigital Library
- DRAMeXchange 2009. Flash contract price, http://www.dramexchange.com/. DRAMeXchange.Google Scholar
- Gupta, A., Kim, Y., and Urgaonkar, B. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. SIGPLAN Not. 44, 229--240. Google ScholarDigital Library
- Intel Corporation. 1995. FTL Logger Exchanging Data with FTL Systems. Intel Corporation.Google Scholar
- Intel Corporation. 1998. Understanding the flash translation layer (FTL) specification, http://developer. intel.com/. Intel Corporation.Google Scholar
- Jo, H., Kang, J.-U., Park, S.-Y., Kim, J.-S., and Lee, J. 2006. FAB: Flash-Aware Buffer management policy for portable media players. IEEE Trans. Consum. Electron. 485--493. Google ScholarDigital Library
- Kang, S., Park, S., Jung, H., Shim, H., and Cha, J. 2009. Performance trade-offs in using nvram write buffer for flash memory-based storage devices. IEEE Trans. Comput. 58, 6, 744--758. Google ScholarDigital Library
- Kawaguchi, A., Nishioka, S., and Motoda, H. 1995. A flash-memory based file system. In Proceedings of the USENIX Technical Conference. 155--164. Google ScholarDigital Library
- Kim, H. and Ahn, S. 2008. BPLRU: A buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST). 239--252. Google ScholarDigital Library
- Kim, S. and Cho, Y. 2008. The design and implementation of flash cryptographic file system based on yaffs. In Proceedings of the International Conference on Information Science and Security, 2008 (ICISS). 62--65. Google ScholarDigital Library
- Kuo, T.-W., Chang, Y.-H., Huang, P.-C., and Chang, C.-W. 2008. Special issues in Flash. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD).Google Scholar
- Lee, C., Baek, S. H., and Park, K. H. 2008. A hybrid flash file system based on nor and nand flash memories for embedded devices. IEEE Trans. Comput. 57, 7, 1002--1008. Google ScholarDigital Library
- Lim, S.-H. and Park, K.-H. 2006. An efficient nand flash file system for flash memory storage. IEEE Trans. Comput. 55, 7, 906--912. Google ScholarDigital Library
- M-Systems. 1998. Flash-memory Translation Layer for NAND flash (NFTL). M-Systems.Google Scholar
- Narayanan, D., Donnelly, A., and Rowstron, A. 2008. Write off-loading: Practical power management for enterprise storage. ACM Trans. Storage 4, 10:1--10:23. Google ScholarDigital Library
- Park, S., Jung, H., Shim, H., Kang, S., and Cha, J. 2008a. Using non-volatile ram as a write buffer for nand flash memory-based storage devices. In Proceedings of the IEEE International Symposium on Modeling, Analysis and Simulation of Computers and Telecommunication Systems (MASCOTS). 1--3.Google Scholar
- Park, S.-Y., Jung, D., Kang, J.-U., Kim, J.-S., and Lee, J. 2006. CFLRU: A replacement algorithm for flash memory. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). Google ScholarDigital Library
- Park, Y., Lim, S.-H., Lee, C., and Park, K. H. 2008b. PFFS: A scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash. In Proceedings of the ACM symposium on Applied Computing (SAC'08). ACM, 1498--1503. Google ScholarDigital Library
- Samsung Electronics. 2005. K9K8G08U0M 1G * 8 Bit NAND flash memory data sheet. Samsung Electronics.Google Scholar
- Samsung Electronics. 2006. K9GAG08U0M 2G x 8bit NAND flash memory data sheet. Samsung Electronics.Google Scholar
- Spivak, M. and Toledo, S. 2006. Storing a persistent transactional object heap on flash memory. In Proceedings of the ACM Conference on Language, Compilers, and Tool Support for Embedded Systems (LCTES). 22--33. Google ScholarDigital Library
- STMicroelectronics. 2005. NAND08Gx3C2A 8Gbit multi-level NAND flash memory. STMicroelectronics.Google Scholar
- Traeger, A., Zadok, E., Joukov, N., and Wright, C. P. 2008. A nine year study of file system and storage benchmarking. Trans. Storage 4, 5:1--5:56. Google ScholarDigital Library
- Tsai, Y.-L., Hsieh, J.-W., and Kuo, T.-W. 2006. Configurable nand flash translation layer. In Proceedings of the IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing. Vol. 1. 8 pp.--. Google ScholarDigital Library
- Wu, C.-H. and Kuo, T.-W. 2006. An adaptive two-level mnagement for the flash translation layer in embedded systems. In Proceedings of the IEEE/ACM Iinternational Conference on Computer-Aided Design (ICCAD). 601--606. Google ScholarDigital Library
- Wu, C.-H., Kuo, T.-W., and Yang, C.-L. 2006. A space-efficient caching mechanism for flash-memory address translation. In Proceedings of the 9th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, 2006 (ISORC). Google ScholarDigital Library
- Wu, P.-L., Chang, Y.-H., and Kuo, T.-W. 2009. A file-system-aware FTL design for flash-memory storage systems. In Proceedings of the Symposium on the ACM/IEEE Design, Automation and Test in Europe (DATE). Google ScholarDigital Library
- Xin, Q., Miller, E. L., Schwarz, T., Long, D. D., Brandt, S. A., and Litwin, W. 2003. Reliability mechanisms for very large storage systems. In Proceedings of the 20th IEEE/11th NASA Goddard Conference on Mass Storage Systems and Technologies (MSS). 146--156. Google ScholarDigital Library
- Yim, K. S., Bahn, H., and Koh, K. 2004. A Flash Compression Layer for SmartMedia Card Systems. IEEE Trans. Consum. Electron. 50, 1, 192--197. Google ScholarDigital Library
Index Terms
- A caching-oriented management design for the performance enhancement of solid-state drives
Recommendations
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies ...
An Efficient FTL Design for Multi-chipped Solid-State Drives
RTCSA '10: Proceedings of the 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and ApplicationsAlthough solid-state drives seem being excellent alternatives to replace hard disks in mobile devices, serious challenges arise due to performance and reliability concerns. This work targets performance enhancement designs with the considerations of low-...
HEC: improving endurance of high performance flash-based cache devices
SYSTOR '13: Proceedings of the 6th International Systems and Storage ConferenceFlash memory is widely used for its fast random I/O access performance in a gamut of enterprise storage applications. However, due to the limited endurance and asymmetric write performance of flash memory, minimizing writes to a flash device is critical ...
Comments