A. Strano
ABSTRACT
The NaNoC project is progressing toward an innovative design platform for multicore systems based on future networks-on-chip. This platform enables the design, manufacturing and management of networks-on-chip by tackling new requirements of future systems like virtualization, power, thermal and application management, as well as new challenges in technology scaling like reliability and variability. The introduction of networks-on-chip into the platform enables a component-oriented architectural design which is out of reach of current design methods. This paper presents an overview of the achievements at the end of the second out of three years of planned activities.
- S. Rodrigo, S. Medardoni, J. Flich, D. Bertozzi, and J. Duato. Efficient implementation of distributed routing algorithms for NoCs. IET Computers and Digital Techniques, 3:460--475, 2009.Google Scholar
Cross Ref
- F. O. Sem-Jacobsen, S. Rodrigo Mocholi, A. Strano, T. Skeie, D. Bertozzi, and F. Gilabert. Enabling power efficiency through dynamic rerouting on-chip. ACM TECS Special Issue on On-Chip and Off-Chip Network Architectures, 2011.Google Scholar
- T. Skeie, F. O. Sem-Jacobsen, S. Rodrigo Mocholi, J. Flich, D. Bertozzi, and S. Medardoni. Flexible dor routing for virtualization of multicore chips. In International Symposium on System-on-Chip, 2009. Google ScholarDigital Library
- A. Strano, C. G. Requena, D. Ludovici, M. E. Gomez, and M. Favalli. Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture. In Proceedings of DATE, 2011.Google ScholarCross Ref
- X. Wang, M. Yang, Y. Jiang, and P. Liu. On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks. Microprocessors and Microsystems, 35(2):119--129, Mar. 2011. Google ScholarDigital Library
- F.-C. Yang, Y.-T. Lin, S. Kundu, C.-F. Kao, and I.-J. Huang. An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS VOL. 19 NO. 4, March 2011. Google ScholarDigital Library
- H. Yi, S. Park, and S. Kundu. A Design-for-Debug (DfD) for NoC-based SoC Debugging via NoC. 17th Asian Test Symposium, 2008. Google ScholarDigital Library
- J. Zhang, M. Yan, and S. Li. Debug Support for Scalable System-on-Chip. Seventh International Workshop on Microprocessor Test and Verification, 2006. Google ScholarDigital Library
Index Terms
- Quest for the ultimate network-on-chip: the NaNoC project
Recommendations
Cycle-Accurate Network on Chip Simulation with Noxim
The on-chip communication in current Chip-MultiProcessors (CMP) and MultiProcessor-SoC (MPSoC) is mainly based on the Network-on-Chip (NoC) design paradigm. Unfortunately, it is foreseen that conventional NoC architectures cannot sustain the performance,...
3D network-on-chip design for embedded ubiquitous computing systems
A novel 3D NoC topology for embedded ubiquitous computing is proposed.A minimal routing algorithm with path diversity in the 3D NoC Topology is used.A power efficient architecture design for NoC-based embedded ubiquitous computing is introduced. ...
Leveraging dark silicon to optimize networks-on-chip topology
This paper presents a reconfigurable network-on-chip (NoC) for many-core chip multiprocessors (CMPs) in the dark silicon era, where a considerable part of high-end chips cannot be powered up due to the power and bandwidth walls. Core specialization, ...
Comments