Cited By
View all- Patrou MLegault JGraham AKent K(2019)Improving Digital Circuit Simulation with Batch-Parallel Logic Evaluation2019 22nd Euromicro Conference on Digital System Design (DSD)10.1109/DSD.2019.00031(144-151)Online publication date: Aug-2019
- Atachiants RDoherty GGregg D(2016)Parallel Performance Problems on Shared-Memory Multicore SystemsIEEE Transactions on Software Engineering10.1109/TSE.2016.251934642:8(764-785)Online publication date: 1-Aug-2016
- Zaidi AGreaves D(2015)Value State Flow GraphACM Transactions on Reconfigurable Technology and Systems10.1145/28077029:2(1-22)Online publication date: 4-Dec-2015
- Show More Cited By