Hui Yan Cheah
Suhaib A. Fahmy
ABSTRACT
As Field Programmable Gate Arrays (FPGAs) have advanced, the capabilities and variety of embedded resources have increased. In the last decade, signal processing has become one of the main driving applications for FPGA adoption, so FPGA vendors tailored their architectures to such applications. The resulting embedded digital signal processing (DSP) blocks have now advanced to the point of supporting a wide range of operations. In this paper, we explore how these DSP blocks can be applied to general computation. We show that the DSP48E1 blocks in Xilinx Virtex-6 devices support a wide range of standard processor instructions which can be designed into the core of a basic processor with minimal additional logic usage.
- S. Chalamalasetti, S. Purohit, M. Margala, and W. Vanderbauwhede. MORA - an architecture and programming model for a resource efficient coarse grained reconfigurable processor. In NASA/ESA Conf. on Adaptive Hardware and Systems (AHS), pages 389--396, 2009. Google Scholar
Digital Library
- X. Chu and J. McAllister. FPGA based soft-core SIMD processing: A MIMO-OFDM fixed-complexity sphere decoder case study. In Proc. Int. Conf. on Field Programmable Technology (FPT), pages 479--484, 2010.Google ScholarCross Ref
- X. Chu, J. McAllister, and R. Woods. A pipeline interleaved heterogeneous SIMD soft processor array architecture for MIMO-OFDM detection. In Proc. Int. Symp. on Applied Reconfigurable Computing (ARC), pages 133--144, 2011. Google ScholarDigital Library
- M. Milford and J. McAllister. An ultra-fine processor for FPGA DSP chip multiprocessors. In Asilomar Conf. on Signals, Systems and Computers, pages 226 --230, 2009. Google ScholarDigital Library
- Xilinx Inc. Virtex-6 FPGA DSP48E1 User Guide, 2011.Google Scholar
- P. Yiannacouras, J. Steffan, and J. Rose. Application-specific customization of soft processor microarchitecture. In Proc. ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays (FPGA), pages 201--210, Feb. 2006. Google ScholarDigital Library
- P. Yiannacouras, J. Steffan, and J. Rose. VESPA: Portable, scalable, and flexible FPGA-based vector processors. In Proc. Int. Conf. on Compilers, Architecture and Synthesis for Embedded Systems (CASES), pages 61--70, Oct. 2008. Google ScholarDigital Library
- J. Yu, G. Lemieux, and C. Eagleston. Vector processing as a soft-core CPU accelerator. In Proc. ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays (FPGA), pages 222--232, Feb. 2008. Google ScholarDigital Library
Index Terms
- A lean FPGA soft processor built using a DSP block
Recommendations
The iDEA DSP Block-Based Soft Processor for FPGAs
Special Issue on 11th International Conference on Field-Programmable Technology (FPT'12) and Special Issue on the 7th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC'12)DSP blocks in modern FPGAs can be used for a wide range of arithmetic functions, offering increased performance while saving logic resources for other uses. They have evolved to better support a plethora of signal processing tasks, meaning that in other ...
The microarchitecture of FPGA-based soft processors
CASES '05: Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systemsAs more embedded systems are built using FPGA platforms, there is an increasing need to support processors in FPGAs. One option is the soft processor, a programmable instruction processor implemented in the reconfigurable logic of the FPGA. Commercial ...
Soft Core Embedded Processor Based Built-In Self-Test of FPGAs
DFT '09: Proceedings of the 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI SystemsThis paper presents the first implementation of Built-In Self-Test (BIST) of Field Programmable Gate Arrays (FPGAs) using a soft core embedded processor for reconfiguration of the FPGA resources under test, control of BIST execution, retrieval of BIST ...
Comments