research-article

A noise-immune sub-threshold circuit design based on selective use of Schmitt-trigger logic

Authors:

William Patterson,

Alexander Zaslavsky,

Joseph MundyAuthors Info & Claims

GLSVLSI '12: Proceedings of the great lakes symposium on VLSI

Pages 39 - 44

https://doi.org/10.1145/2206781.2206792

Published: 03 May 2012 Publication History

Abstract

Nanoscale circuits operating at sub-threshold voltages are affected by growing impact of random telegraph signal (RTS) and thermal noise. Given the low operational voltages and subsequently lower noise margins, these noise phenomena are capable of changing the value of some of the nodes in the circuit, compromising the reliability of the computation. We propose a method for improving noise-tolerance by selectively applying feed-forward reinforcement to circuits based on use of existing invariant relationships. As reinforcement mechanism, we used a modification of the standard CMOS gates based on the Schmitt trigger circuit. SPICE simulations show our solution offers better noise immunity than both standard CMOS and fully reinforced circuits, with limited area and power overhead.

References

[1]

N. Alves, A. Buben, K. Nepal, J. Dworak, and R. I. Bahar. A Cost Effective Approach for Online Error Detection Using Invariant Relationships. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(5):788--801, May 2010.

Digital Library

[2]

N. Alves, Y. Shi, J. Dworak, R. I. Bahar, and K. Nepal. Enhancing online error detection through area-efficient multi-site implications. In 29th VLSI Test Symposium, pages 241--246. IEEE, May 2011.

[3]

D. Bol, S. Bernard, and D. Flandre. Pre-silicon 22/20 nm compact MOSFET models for bulk vs. FD SOI low-power circuit benchmarks. In IEEE 2011 International SOI Conference, pages 1--2. IEEE, Oct. 2011.

[4]

L. Brusamarello, G. I. Wirth, and R. da Silva. Statistical RTS model for digital circuits. Microelectronics Reliability, 49(9-11):1064--1069, Sept. 2009.

[5]

B. Dokic. CMOS NAND and NOR Schmitt circuits. Microelectronics Journal, 27(8):757--765, Nov. 1996.

[6]

L. Garcıa-Leyva, D. Andrade, S. Gómez, A. Calomarde, F. Moll, and A. Rubio. New redundant logic design concept for high noise and low voltage scenarios. Microelectronics Journal, 42(12):1359--1369, Dec. 2011.

Digital Library

[7]

W. Jyh-Ming, F. Sung-Chuan, and F. Wu-Shiung. New efficient designs for XOR and XNOR functions on the transistor level. IEEE Journal of Solid-State Circuits, 29(7):780--786, July 1994.

[8]

L. B. Kish. End of Moore's law: thermal (noise) death of integration in micro and nano electronics. Physics Letters A, 305(3-4):144--149, Dec. 2002.

[9]

J. P. Kulkarni, K. Kim, and K. Roy. A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM. In Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07, pages 171--176, New York, New York, USA, 2007. ACM Press.

Digital Library

[10]

T. Lee and G. Cho. Monte Carlo based time-domain Hspice noise simulation for CSA-CRRC circuit. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 505(1-2):328--333, June 2003.

[11]

K. Nepal, N. Alves, J. Dworak, and R. Bahar. Using Implications for Online Error Detection. In 2008 IEEE International Test Conference, pages 1--10. IEEE, Oct. 2008.

[12]

K. Nepal, R. I. Bahar, J. Mundy, W. R. Patterson, and A. Zaslavsky. Designing Nanoscale Logic Circuits Based on Markov Random Fields. Journal of Electronic Testing, 23(2--3):255--266, Mar. 2007.

Digital Library

[13]

R. Rao, D. Blaauw, and D. Sylvester. Soft Error Reduction in Combinational Logic Using Gate Resizing and Flipflop Selection. In 2006 IEEE/ACM International Conference on Computer Aided Design, pages 502--509. IEEE, Nov. 2006.

Digital Library

[14]

R. Sarpeshkar, T. Delbruck, and C. Mead. White noise in MOS transistors and resistors. IEEE Circuits and Devices Magazine, 9(6):23--29, 1993.

[15]

O. H. Schmitt. A thermionic trigger. Journal of Scientific Instruments, 15(1):24--26, Jan. 1938.

[16]

N. Tega, H. Miki, Z. Ren, C. P. D'Emic, Y. Zhu, D. J. Frank, J. Cai, M. A. Guillorn, D.-G. Park, W. Haensch, and K. Torii. Reduction of random telegraph noise in High-: / metal-gate stacks for 22 nm generation FETs. In 2009 IEEE International Electron Devices Meeting (IEDM), pages 1--4. IEEE, Dec. 2009.

[17]

J. Von Neumann. Probabilistic logics and the synthesis of reliable organisms from unreliable components, 1956.

[18]

A. Wang and A. Chandrakasan. A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits, 40(1):310--319, Jan. 2005.

[19]

Y. Ye, C.-C. Wang, and Y. Cao. Simulation of random telegraph Noise with 2-stage equivalent circuit. In 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 709--713. IEEE, Nov. 2010.

Digital Library

Cited By

Bommana SVeeramachaneni SSrinivas M(2024)Bistable Physically Unclonable Function with Dynamic Threshold Voltage2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS60917.2024.10658749(167-172)Online publication date: 11-Aug-2024
https://doi.org/10.1109/MWSCAS60917.2024.10658749
Vijay ADuari CGarg LSingh A(2023)CMOS Schmitt Trigger Circuit and Oscillator Design: The Impact of NBTI Degradation2023 7th International Conference on Computing Methodologies and Communication (ICCMC)10.1109/ICCMC56507.2023.10084272(7-10)Online publication date: 23-Feb-2023
https://doi.org/10.1109/ICCMC56507.2023.10084272
Donato MBahar RPatterson WZaslavsky A(2018)A Sub-Threshold Noise Transient Simulator Based on Integrated Random Telegraph and Thermal Noise ModelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.271770537:3(643-656)Online publication date: Mar-2018
https://doi.org/10.1109/TCAD.2017.2717705
Show More Cited By

Index Terms

A noise-immune sub-threshold circuit design based on selective use of Schmitt-trigger logic
1. Hardware
  1. Robustness
    1. Fault tolerance
      1. Redundancy

Recommendations

A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM
ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and design

We propose a novel Schmitt Trigger (ST) based fully differential 10 transistor SRAM (Static Random Access Memory) bitcell suitable for sub-threshold operation. The proposed Schmitt trigger based bitcell achieves 1.56X higher read static noise margin (...
Independently-controlled-gate FinFET schmitt trigger sub-threshold SRAMs

In this work, we propose three novel independently-controlled-gate Schmitt Trigger (IG_ST) FinFET SRAM cells for sub-threshold operation. The proposed IG_ST 8 T SRAM cells utilize split-gate FinFET devices with the front-gate devices serving as the ...
CNFET Based Ultra-Low-Power Schmitt Trigger SRAM for Internet of Things (IoT) Applications
Abstract
This paper presents Carbon Nanotube FET (CNFET) based ultra-low-power Schmitt trigger SRAM designs which can operate at voltage levels as low as 200 mV, with high Static Noise Margins (STM) of 100–120 mV. The hysteresis in the STM curve of the ... $_{}$ $_{}$ $_{}$ $_{}$ $_{}$ $_{}$ $_{}$

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '12: Proceedings of the great lakes symposium on VLSI

May 2012

388 pages

ISBN:9781450312448

DOI:10.1145/2206781

General Chairs:
Erik Brunvard
University of Utah, USA
,
Ken Stevens
University of Utah, USA
,
Program Chairs:
Joseph R. Cavallaro
Rice University, USA
,
Tong Zhang
Rensselaer Polytechnic Institute, USA

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA
IEEE CASS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 May 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

GLSVLSI '12

Sponsor:

SIGDA

GLSVLSI '12: Great Lakes Symposium on VLSI 2012

May 3 - 4, 2012

Utah, Salt Lake City, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
297
Total Downloads

Downloads (Last 12 months)10
Downloads (Last 6 weeks)1

Reflects downloads up to 27 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Bommana SVeeramachaneni SSrinivas M(2024)Bistable Physically Unclonable Function with Dynamic Threshold Voltage2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS60917.2024.10658749(167-172)Online publication date: 11-Aug-2024
https://doi.org/10.1109/MWSCAS60917.2024.10658749
Vijay ADuari CGarg LSingh A(2023)CMOS Schmitt Trigger Circuit and Oscillator Design: The Impact of NBTI Degradation2023 7th International Conference on Computing Methodologies and Communication (ICCMC)10.1109/ICCMC56507.2023.10084272(7-10)Online publication date: 23-Feb-2023
https://doi.org/10.1109/ICCMC56507.2023.10084272
Donato MBahar RPatterson WZaslavsky A(2018)A Sub-Threshold Noise Transient Simulator Based on Integrated Random Telegraph and Thermal Noise ModelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.271770537:3(643-656)Online publication date: Mar-2018
https://doi.org/10.1109/TCAD.2017.2717705
Tache MIbrahim WKharbash FBeiu V(2018)Reliability and performance of optimised Schmitt trigger gatesThe Journal of Engineering10.1049/joe.2018.00912018:8(735-744)Online publication date: 14-Aug-2018
https://doi.org/10.1049/joe.2018.0091
Sheikh AEl-Maleh A(2017)An integrated fault tolerance technique for combinational circuits based on implications and transistor sizingIntegration10.1016/j.vlsi.2017.01.00558(35-46)Online publication date: Jun-2017
https://doi.org/10.1016/j.vlsi.2017.01.005
Han XDonato MBahar RZaslavsky APatterson WCoskun AMargala MBehjat LHan J(2016)Design of Error-Resilient Logic Gates with Reinforcement Using ImplicationsProceedings of the 26th edition on Great Lakes Symposium on VLSI10.1145/2902961.2902983(191-196)Online publication date: 18-May-2016
https://dl.acm.org/doi/10.1145/2902961.2902983
Donato MBahar RPatterson WZaslavsky A(2016)A fast simulator for the analysis of sub-threshold thermal noise transientsProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2897960(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2897960
Kadu AKalbande M(2016)Design of low power Schmitt trigger logic gates using VTCMOS2016 Online International Conference on Green Engineering and Technologies (IC-GET)10.1109/GET.2016.7916680(1-5)Online publication date: Nov-2016
https://doi.org/10.1109/GET.2016.7916680
Beiu VTache M(2015)On using Schmitt trigger for digital logic2015 International Semiconductor Conference (CAS)10.1109/SMICND.2015.7355206(197-200)Online publication date: Oct-2015
https://doi.org/10.1109/SMICND.2015.7355206

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten