Robert Basmadjian
ABSTRACT
Recently, energy-efficient computing has become a major interest, both in the mobile and IT sectors. With the advent of multi-core processors and their energy-saving mechanisms, there is a necessity to model their power consumption. The existing models for multi-core processors are based on the assumption that the power consumption of multiple cores performing parallel computations is equal to the sum of the power of each of those active cores. In this paper, we analyze this assumption and show that it leads to lack of accuracy when applied to modern processors such as quad-core. Based on our analysis, we present a methodology for estimating the power consumption of multi-core processors. Unlike existing models, we take into account resource sharing and power saving mechanisms. We show that our approach provides an accuracy within a maximum error of 5%.
- http://www.amd.com/us/products/technologies/cool-n-quiet/Pages/cool-n-quiet.aspx.Google Scholar
- http://www.zes.com/english/products/one-to-eight-channel-precision-power-analyzer-lmg500.html.Google Scholar
- http://ark.intel.com/Product.aspx?id=33929.Google Scholar
- http://www.devin.com/lookbusy/.Google Scholar
- L. Barroso and U. Holzle. The case for energy-proportional computing. Computer, 40(12):33--37, 2007. Google ScholarDigital Library
- R. Berrendorf and B. Mohr. PCL - The Performance Counter Library Version 2.2, Jan. 2003.Google Scholar
- R. Bertran, M. Gonzalez, X. Martorell, N. Navarro, and E. Ayguade. Decomposable and responsive power models for multicore processors using performance counters. In Proceedings of 24th ACM Int'l Conf. on Supercomputing, ICS '10, pages 147--158. ACM, 2010. Google ScholarDigital Library
- D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Int'l Symp. on Computer Architecture, pages 83--94, 2000. Google ScholarDigital Library
- A. Chandrakasan and R. Brodersen. Minimizing power consumption in digital CMOS circuits. Proceedings of the IEEE, 83(4):498--523, Apr. 1995.Google ScholarCross Ref
- A. P. Chandrakasan and R. W. Brodersen. Minimizing power consumption in cmos circuits. Technical report, University of California at Berkeley, 1995.Google Scholar
- X. Fan, W.-D. Weber, and L. A. Barroso. Power provisioning for a warehouse-sized computer. In Proceedings of the 34th annual Int'l Symposium on Computer Architecture, pages 13--23. ACM, 2007. Google ScholarDigital Library
- S. Herbert and D. Marculescu. Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In Proceedings of Int'l Symp. on Low Power Electronics and Design, pages 38--43. ACM/ IEEE, 2007. Google ScholarDigital Library
- C. Hewlett-Packard, C. Intel, C. Microsoft, L. Phoenix Technologies, and C. Toshiba. Advanced configuration and power interface specification, 2010.Google Scholar
- C.-T. Hsieh, Q. Wu, C.-S. Ding, and M. Pedram. Statistical sampling and regression analysis for RT-Level power evaluation. In Proceedings of Int'l Conf. on Computer-Aided Design, pages 583--588. Google ScholarDigital Library
- C.-H. Hsu, J. J. Chen, and S.-L. Tsao. Evaluation and modeling of power consumption of a heterogeneous dual-core processor. In Proceedings of Int'l Conf. on Parallel and Distributed Systems, pages 1--8, 2007. Google ScholarDigital Library
- C. X. Huang, B. Zhang, A.-C. Deng, and B. Swirski. The design and implementation of PowerMill. In Proceedings of the Int'l Symp. on Low Power Design, pages 105--110. ACM, 1995. Google ScholarDigital Library
- R. Joseph and M. Martonosi. Run-time power estimation in high performance microprocessors, 2001. Google ScholarDigital Library
- C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. Keller. Energy management for commercial servers. Computer, 36(12):39--48, 2003. Google ScholarDigital Library
- D. Meisner, B. T. Gold, and T. F. Wenisch. PowerNap: eliminating server idle power. In Proceeding of the 14th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, pages 205--216. ACM, 2009. Google ScholarDigital Library
- V. Pallipadi. Enhanced Intel SpeedStep Technology and Demand-Based Switching on Linux, Feb 2009.Google Scholar
- G. Qu, N. Kawabe, K. Usarni, and M. Potkonjak. Function-level power estimation methodology for microprocessors. In Proceedings of Design Automation Conference, pages 810--813, 2000. Google ScholarDigital Library
- J. Russell and M. Jacome. Software power estimation and optimization for high performance, 32-bit embedded processors. In Proceedings of Int'l Conf. on Computer Design, pages 328--333, 1998. Google ScholarDigital Library
- K. Singh, M. Bhadauria, and S. A. McKee. Real time power estimation and thread scheduling via performance counters. SIGARCH Comput. Archit. News, 37:46--55, July 2009. Google ScholarDigital Library
- P. E. West. Core monitors: Monitoring. Master's thesis, THE FLORIDA STATE UNIVERSITY, 2008.Google Scholar
Index Terms
- Evaluating and modeling power consumption of multi-core processors
Recommendations
Analysis of dynamic power management on multi-core processors
ICS '08: Proceedings of the 22nd annual international conference on SupercomputingPower management of multi-core processors is extremely important because it allows power/energy savings when all cores are not used. OS directed power management according to ACPI (Advanced Power and Configurations Interface) specifications is the ...
A study on factors influencing power consumption in multithreaded and multicore CPUs
The ever-growing demand for computational power and high performance has led to a rapid growth in the semiconductor industry. This evolution has seen a continuous increase in CPU performance and the number of transistors on a chip has roughly doubled ...
Performance evolution and power benefits of cluster system utilizing quad-core and dual-core Intel Xeon processors
PPAM'07: Proceedings of the 7th international conference on Parallel processing and applied mathematicsMulti-core processors represent an evolutionary change in conventional computing as well setting the new trend for high performance computing. The chip-level multiprocessing architectures with a large number of cores continue to offer dramatically ...
Comments