Jim Holt
Abstract
Multicore Systems-on-Chip (MCSoC) are comprised of a rich set of processor cores, specialized hardware accelerators, and I/O interfaces. Functional verification of these complex designs is a critical and demanding task, however, focusing only on functional verification is very risky because the motivation for building such systems in the first place is to achieve high levels of system throughput. Therefore a functionally correct MCSoC that does not exhibit sufficient performance will fail in the market. In addition, limiting performance verification efforts to analyzing individual system components in isolation is insufficient due to: (1) the degree of system-level resource contention that an application domain imposes on the MCSoC, and (2) the degree of configuration flexibility that is typically afforded by an MCSoC. These factors motivate system-level performance verification of MCSoC. This article presents an important industrial case study of MCSoC performance verification involving both pre- and postsilicon analysis, highlighting the methodology used, the lessons learned, and recommendations for improvement.
- Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., Mackay, J., Reif, M., Bao, L., Brown, J., Mattina, M., Miao, C. C., Ramey, C., Wentzlaff, D., Anderson, W., Berger, E., Fairbanks, N., Khan, D., Montenegro, F., Stickney, J., and Zook, J. 2008. Tile64 processor: A 64-core SoC with mesh interconnect. In Proceedings of the International Solid State Circuits Conference.Google Scholar
- Bhatia, L., Gaur, J., Tiwari, P., Mitra, R. S., and Matange, S. H. 2007. Leveraging semi-formal and sequential equivalence techniques for multimedia SoC performance validation. In Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC'07). 69--74. Google ScholarDigital Library
- Black, B. and Shen, J. P. 1998. Calibration of microprocessor performance models. IEEE Comput. 31, 59--65. Google ScholarDigital Library
- Chakraborty, S., Liu, Y., Stoimenov, N., Thiele, L., and Wandeler, E. 2006. Interface-Based rate analysis of embedded systems. In Proceedings of the 27th IEEE International Real-Time Systems Symposium. 25--34. Google ScholarDigital Library
- Chiou, D., Sunjeliwala, H., Sunwoo, D., Xu, J., and Patil, N. 2006. FPGA-Based fast, cycle-accurate, full-system simulators. In Proceedings of the 2nd Workshop on Architecture Research Using FPGA Platforms.Google Scholar
- Freescale Semiconductor. 2008. P4080 product summary page. http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code+P4080.Google Scholar
- Geer, D. 2005. Chip makers turn to multicore processors. IEEE Comput. 38, 11--13. Google ScholarDigital Library
- Hangal, S. and O'Connor, M. 1999. Performance analysis and validation of the picoJava processor. IEEE Micro 19, 66--72. Google ScholarDigital Library
- Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., and Ernst, R. 2005. System level performance analysis: The SymTA/S approach. In Proceedings of the IEEE Conference on Computers and Digital Techniques. 148--166.Google Scholar
- Holt, J., Dastidar, J., Lindberg, D., Pape, J., and Yang, P. 2009. System-Level performance verification of multicore systems-on-chip. In Proceedings of the IEEE Workshop on Microprocessor Test and Verification. Google ScholarDigital Library
- Iyengar, V., Xiong, J., Venkatesan, S., Zolotov, V., Lackey, D., Habitz, P., and Visweswariah, C. 2007. Variation-Aware performance verification using at-speed structural test and statistical timing. In Proceedings of the IEEE/ACM International Conference on Computer Aided Desigin (ICCAD'07). 405--412. Google ScholarDigital Library
- Karn, T., Rawat, S., Kirkpatrick, D., Roy, R., Spirakis, G. S., Sherwani, N., and Peterson, C. 2000. EDA challenges facing future microprocessor design. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst., 1498--1506. Google ScholarDigital Library
- Kumar, J., Strader, N., Freeman, J., and Miller, M. 1995. Emulation verification of the Motorola 68060. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors. 150--158. Google ScholarDigital Library
- Lu, P., Jih-Kwon, P., Prakash, T. K., Yen-Kuang, C., and Koppelman, D. 2007. Memory performance and scalability of Intel's and AMD's dual-core processors: A case study. In Proceedings of the IEEE International Performance, Computing and Communications Conference (IPCCC'07). 55--64.Google Scholar
- Madi, G., Pasricha, S., Dutt, N., and Abdelwahed, S. 2009. Cross-Abstraction functional verification and performance analysis of chip multiprocessor designs. IEEE Trans. Indust. Inf. 5, 241--256.Google ScholarCross Ref
- McVoy, L. and Staelin, C. 2012. IMbench: Portable tools for performance analysis. Citeseerx.ist.psu/viewdoc/download?doi=10.1.1.102.Google Scholar
- Njoroge, N., Casper, J., Wee, S., Teslyar, Y., Ge, D., Kozyrakis, C., and Olukotun, K. 2007. ATLAS: A chip-multiprocessor with transactional memory support. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'07). 1--6. Google ScholarDigital Library
- Paulin, P. G., Pilkington, C., and Bensoudane, E. 2002. StepNP: A system-level exploration platform for network processors. IEEE Des. Test Comput. 19, 17--26. Google ScholarDigital Library
- Pham, D. C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudry, R., Cox, D., Harvey, P., Harvey, P. M., Hofstee, P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, M., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2006. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE J. Solid State Circ. 41, 179--196.Google ScholarCross Ref
- Pimentel, A. D., Hertzbetger, L. O., Lieverse, P., van der Wolf, P., and Deprettere, E. E. 2001. Exploring embedded-systems architectures with Artemis. Comput. 34, 57--63. Google ScholarDigital Library
- Richter, K., Jersak, M., and Ernst, R. 2003. A formal approach to MPSoC performance verification. IEEE Comput. 36, 60--67. Google ScholarDigital Library
- Rose, P. 1998. Performance test case generation for microprocessors. In Proceedings of the 16th IEEE VLSI Test Symposium. 54--59. Google ScholarDigital Library
- Rose, P. and Abraham, J. 2000. Performance and functional verification of microprocessors. In Proceedings of the 13th International Conference on VLSI Design. 58--63. Google ScholarDigital Library
- Staschulat, J., Ernst, R., Schulze, A., and Wolf, F. 2005. Context sensitive performance analysis of automotive applications. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'05). 165--170. Google ScholarDigital Library
- Van Stralen, P. and Pimentel, A. D. 2010. A trace-based scenario database for high-level simulation of multimedia MPSoCs. In Proceedings of the International Conference on Embedded Computer Systems. 11--19.Google Scholar
- Wieferink, A., Kogel, T., Leupers, R., Ascheid, G., Meyr, H., Braun, G., and Nohl, A. 2004. A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04). 1256--1261. Google ScholarDigital Library
Index Terms
- A full lifecycle performance verification methodology for multicore systems-on-chip
Recommendations
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems
Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm has been proposed as a promising ...
P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA
AbstractThe network-on-chip (NoC) has emerged as an efficient and scalable communication fabric for chip multiprocessors (CMPs) and multiprocessor system on chips (MPSoCs). The NoC architecture, the routers micro-architecture and links influence the ...
A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
Network-on-chip-based communication schemes represent a promising solution to the increasing complexity of system-on-chip problems. In this paper, we propose a new mesh-like topology called the shortly connected mesh technology (ScMesh), which is based ...
Comments