research-article

Age-based PCM wear leveling with nearly zero search cost

Authors:

Cheng-Yuan Michael WangAuthors Info & Claims

DAC '12: Proceedings of the 49th Annual Design Automation Conference

Pages 453 - 458

https://doi.org/10.1145/2228360.2228439

Published: 03 June 2012 Publication History

Abstract

Improving the endurance of PCM is a fundamental issue when the technology is considered as an alternative to main memory usage. In the design of memory-based wear leveling approaches, a major challenge is how to efficiently determine the appropriate memory pages for allocation or swapping. In this paper, we present an efficient wear-leveling design that is compatible with existing virtual memory management. Two implementations, namely, bucket-based and array-based wear leveling, with nearly zero search cost are proposed to tradeoff time and space complexity. The results of experiments conducted based on popular benchmarks to evaluate the efficacy of the proposed design are very encouraging.

References

[1]

L.-P. Chang and T.-W. Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In Proc. of the IEEE RTAS, pages 187--196, 2002.

Digital Library

[2]

Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo. Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design. In Proc. of the IEEE/ACM DAC, pages 212--217, 2007.

Digital Library

[3]

S. Cho and H. Lee. Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance. In Proc. of the IEEE/ACM MICRO, pages 347--357, 2009.

Digital Library

[4]

A. P. Ferreira, B. Childers, R. Melhem, D. Mossé, and M. Yousif. Using PCM in Next-generation Embedded Space Applications. In Proc. of the IEEE RTAS, pages 153--162, 2010.

Digital Library

[5]

A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Mossé. Increasing PCM Main Memory Lifetime. In Proc. of the IEEE/ACM DATE, pages 914--919, 2010.

Digital Library

[6]

E. Gal and S. Toledo. Algorithms and Data Structures for Flash Memories. ACM Computing Surveys, 37(2):138--163, 2005.

Digital Library

[7]

J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha. Reducing Write Activities on Non-volatile Memories in Embedded CMPs via Data Migration and Recomputation. In Proc. of the IEEE/ACM DAC, pages 350--355, 2010.

Digital Library

[8]

L. Jiang, Y. Du, Y. Zhang, B. R. Childers, and J. Yang. LLS: Cooperative Integration of Wear-Leveling and Salvaging for PCM Main Memory. In Proc. of the IEEE/IFIP DSN, pages 221--232, 2011.

Digital Library

[9]

B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting Phase change Memory as a Scalable DRAM Alternative. In Proc. of the IEEE/ACM ISCA, pages 2--13, 2009.

Digital Library

[10]

M. Qureshi, A. Seznec, L. Lastras, and M. Franceschini. Practical and Secure PCM Systems by Online Detection of Malicious Write Streams. In Proc. of the IEEE HPCA, pages 478--489, 2011.

Digital Library

[11]

M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali. Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling. In Proc. of the IEEE/ACM MICRO, pages 14--23, 2009.

Digital Library

[12]

M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable High Performance Main Memory System Using Phase-Change Memory Technology. In Proc. of the IEEE/ACM ISCA, pages 24--33, 2009.

Digital Library

[13]

S. Schechter, G. H. Loh, K. Straus, and D. Burger. Use ECP, not ECC, for Hard Failures in Resistive Memories. In Proc. of the IEEE/ACM ISCA, pages 141--152, 2010.

Digital Library

[14]

N. H. Seong, D. H. Woo, and H.-H. S. Lee. Security Refresh: Prevent Malicious Wear-Out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping. In Proc. of the IEEE/ACM ISCA, pages 383--394, 2010.

Digital Library

[15]

D. H. Yoon, N. Muralimanohar, J. Chang, P. Ranganathan, N. Jouppi, and M. Erez. FREE-p: Protecting Non-volatile Memory against both Hard and Soft Errors. In Proc. of the IEEE HPCA, pages 466--477, 2011.

Digital Library

[16]

W. Zhang and T. Li. Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures. In Proc. of the IEEE PACT, pages 101--112, 2009.

Digital Library

[17]

P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology. In Proc. of the IEEE/ACM ISCA, pages 14--23, 2009.

Digital Library

Cited By

Xu QJiang QWang C(2024)CaitiJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2024.103109150:COnline publication date: 1-May-2024
https://dl.acm.org/doi/10.1016/j.sysarc.2024.103109
Jia MSha EZhuge QXu R(2024)Ensuring consistent recovery under power failure with minimal NVM write overheadJournal of Systems Architecture10.1016/j.sysarc.2024.103083148(103083)Online publication date: Mar-2024
https://doi.org/10.1016/j.sysarc.2024.103083
Bartolo ASabry Aly MMichelogiannakis GMitra S(2023)MC-ELMM: Multi-Chip Endurance-Limited Memory ManagementProceedings of the International Symposium on Memory Systems10.1145/3631882.3631905(1-16)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3631882.3631905
Show More Cited By

Index Terms

Age-based PCM wear leveling with nearly zero search cost
1. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Virtual memory

Recommendations

Improving PCM Endurance with a Constant-Cost Wear Leveling Design

Improving PCM endurance is a fundamental issue when it is considered as an alternative to replace DRAM as main memory. Memory-based wear leveling (WL) is an effective way to improve PCM endurance, but its major challenge is how to efficiently determine ...
Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture

Phase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM cells can endure only a maximum of 10⁷ - 10⁸ writes, making a PCM based system have a lifetime ...
A compiler assisted wear leveling for morphable PCM in embedded systems

Phase change memory (PCM) is considered as a promising alternative of DRAM-based main memory in embedded systems. A PCM cell can be dynamically programmed to be in either multiple-level cell(MLC) mode or single-level cell(SLC) mode. With this morphable ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '12: Proceedings of the 49th Annual Design Automation Conference

June 2012

1357 pages

ISBN:9781450311991

DOI:10.1145/2228360

General Chair:
Patrick Groeneveld
Magma Design Automation, Inc., San Jose, CA
,
Program Chairs:
Donatella Sciuto
Politecnico di Milano, Milano, Italy
,
Soha Hassoun
Tufts Univ., Medford, MA

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 June 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

National Taiwan University
National Science Council Taiwan

Conference

DAC '12

Sponsor:

EDAC
SIGDA

DAC '12: The 49th Annual Design Automation Conference 2012

June 3 - 7, 2012

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

83
Total Citations
View Citations
677
Total Downloads

Downloads (Last 12 months)19
Downloads (Last 6 weeks)4

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Xu QJiang QWang C(2024)CaitiJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2024.103109150:COnline publication date: 1-May-2024
https://dl.acm.org/doi/10.1016/j.sysarc.2024.103109
Jia MSha EZhuge QXu R(2024)Ensuring consistent recovery under power failure with minimal NVM write overheadJournal of Systems Architecture10.1016/j.sysarc.2024.103083148(103083)Online publication date: Mar-2024
https://doi.org/10.1016/j.sysarc.2024.103083
Bartolo ASabry Aly MMichelogiannakis GMitra S(2023)MC-ELMM: Multi-Chip Endurance-Limited Memory ManagementProceedings of the International Symposium on Memory Systems10.1145/3631882.3631905(1-16)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3631882.3631905
Peled NCassuto Y(2023)ECC-Map: A Resilient Wear-Leveled Memory-Device Architecture with Low Mapping OverheadProceedings of the International Symposium on Memory Systems10.1145/3631882.3631887(1-12)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3631882.3631887
Wu JLi WWu LYuan MXue CXue JLi Q(2023)Effective Stack Wear Leveling for NVMIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.324087342:10(3250-3263)Online publication date: Oct-2023
https://doi.org/10.1109/TCAD.2023.3240873
Hölscher NHakert CNassar HChen KBauer LChen JHenkel J(2023)Memory Carousel: LLVM-Based Bitwise Wear Leveling for Nonvolatile Main MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.322889742:8(2527-2539)Online publication date: Aug-2023
https://doi.org/10.1109/TCAD.2022.3228897
Hölscher NTruong MHakert CSeidl TChen KChen J(2023)Rapid NVM Simulation and Analysis on Single Bit Granularity Featuring Gem5 and NVMain2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA58981.2023.00012(50-55)Online publication date: Aug-2023
https://doi.org/10.1109/NVMSA58981.2023.00012
Oliveira GGhose SGómez-Luna JBoroumand ASavery ARao SQazi SGrignou GThakur RShiu EMutlu O(2023)Extending Memory Capacity in Modern Consumer Systems With Emerging Non-Volatile Memory: Experimental Analysis and Characterization Using the Intel Optane SSDIEEE Access10.1109/ACCESS.2023.331788411(105843-105871)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3317884
Wang ZLi WShuai ZLi Q(2023)GWallocMicroprocessors & Microsystems10.1016/j.micpro.2023.104971103:COnline publication date: 1-Nov-2023
https://dl.acm.org/doi/10.1016/j.micpro.2023.104971
Hakert CChen KSchirmeier HBauer LGenssler Pvon der Brüggen GAmrouch HHenkel JChen J(2022)Software-Managed Read and Write Wear-Leveling for Non-Volatile Main MemoryACM Transactions on Embedded Computing Systems10.1145/348383921:1(1-24)Online publication date: 10-Feb-2022
https://dl.acm.org/doi/10.1145/3483839
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten