skip to main content
10.1145/2228360.2228455acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

A new uncertainty budgeting based method for robust analog/mixed-signal design

Published:03 June 2012Publication History

ABSTRACT

This paper proposes a novel methodology for robust analog/mixed-signal IC design by introducing a notion of budget of uncertainty. This method employs a new conic uncertainty model to capture process variability and describes variability-affected circuit design as a set-based robust optimization problem. For a pre-specified yield requirement, the proposed method conducts uncertainty budgeting by associating performance yield with the size of uncertainty set for process variations. Hence the uncertainty budgeting problem can be further translated into a tractable robust optimization problem. Compared with the existing robust design flow based on ellipsoid model, this method is able to produce more reliable design solutions by allowing varying size of conic uncertainty set at different design points. In addition, the proposed method addresses the limitation that the size of ellipsoid model is calculated solely relying on the distribution of process parameters, while neglecting the dependence of circuit performance upon these design parameters. The proposed robust design framework has been verified on various analog/mixed-signal circuits to demonstrate its efficiency against ellipsoid model. An up to 24% reduction of design cost has been achieved by using the uncertainty budgeting based method.

References

  1. D. Boning and S. Nassif, "Models of process variations in device and interconnect," in Design of High-Performance Microprocessor Circuits, chapter 6, A. Chandrakasan, W. J. Bowhill, and F. Cox, Eds. IEEE Press, 2001, pp. 98--115.Google ScholarGoogle Scholar
  2. S. Roy and A. Asenov, "Where do the dopants go?" Science, vol. 309, no. 5733, pp. 388--390, 2005.Google ScholarGoogle ScholarCross RefCross Ref
  3. M. Orshansky, L. Milor, and C. Hu, "Characterization of spatial intrafield gate cd variability, its impact on circuit performance, and spatial mask-level correction," IEEE Transactions on Semicondictor Manufacturing, vol. 17, no. 1, pp. 2--11, 2004.Google ScholarGoogle ScholarCross RefCross Ref
  4. H. Yu, X. Liu, H. Wang, and S. Tan, "A fast analog mismatch analysis by an incremental and stochastic trajectory piecewise linear macromodel," in Proc. ASPDAC, 2010, pp. 211--216. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. M. Orshansky, S. Nassif, and D. Boning, Design for Manufacturability and Statistical Design: A Constructive Approach. New York, NY: Springer, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. F. Gong, H. Yu, Y. Shi, D. Kim, J. Ren, and L. He, "Quickyield: an efficient global-search based parametric yield estimation with performance constraints," in Proc. DAC, 2010, pp. 392--397. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. L. Cheng, J. Xiong, and L. He, "Non-linear statistical static timing analysis for non-gaussian variation sources," in Proc. DAC, 2007, pp. 250--255. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. D. Bertsimas, D. B. Brown, and C. Caramanis, "Theory and applications of robust optimization," SIAM Review, vol. 53, no. 3, pp. 464--501, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. A. Ben-Tal and A. Nemirovski, "Robust convex optimization," Mathematics of Operations Research, vol. 23, no. 4, pp. 769--805, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. D. Bertsimas and A. Thiele, "Robust and data-driven optimization: Modern decision-making under uncertainty," in Tutorials in Operations Research: Models, Methods, And Applications for Innovative Decision making. INFORMS, 2006.Google ScholarGoogle Scholar
  11. J. Singh, V. Nookala, Z. Luo, and S. Sapatnekar, "A geometric programming-based worst case gate sizing method incorporating spatial correlation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 53, no. 3, pp. 464--501, 2011.Google ScholarGoogle Scholar
  12. Y. Xu, K.-L. Hsiung, X. Li, L. T. Pileggi, and S. P. Boyd, "Regular analog/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 5, pp. 623--637, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. M. Anis and M. H. Aburahma, "Leakage current variability in nanometer technologies," in Proc. IDEAS, 2005, pp. 60--63. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. M. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, "Matching properties of mos transistors," IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433--1440, 1989.Google ScholarGoogle ScholarCross RefCross Ref
  15. D. Bertsimas and M. Sim, "Robust convex optimization," The Price of Robustness, vol. 52, no. 1, pp. 35--53, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. M. Lobo, L. Vandenberghe, S. Boyd, and H. Lebret, "Applications of second-order cone programming," Linear Algebra and its Applications, vol. 284, no. 1--3, pp. 193--228, 1998.Google ScholarGoogle Scholar
  17. B. Hargreaves, H. Hult, and S. Reda, "Within-die process variations: How accurately can they be statistically modeled?" in Proc. ASPDAC, 2008, pp. 524--530. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. H. Chang and S. Sapatnekar, "Statistical timing analysis considering spatial correlation using a single pert-like traversal," in Proc. ICCAD, 2003, pp. 621--625. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. M. L. Stein, Interpolation of Spatial Data. New York, NY: Springer, 1999.Google ScholarGoogle Scholar
  20. G. Seber, Multivariate Observations. Hoboken, NJ: Wiley Series, 1984.Google ScholarGoogle Scholar
  21. X. Li, "Finding deterministic solution from underdetermined equation: large-scale performance variability modeling of analog/RF circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 11, pp. 1661--1668, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. X. Li, J. Le, L. Pileggi, and A. Strojwas, "Projection-based performance modeling for inter/intra-die variations," in Proc. ICCAD, 2005, pp. 721--727. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. T. McConaghy and G. Gielen, "Template-free symbolic performance modeling of analog circuits via canonical-form functions and genetic programming," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 8, pp. 1162--1175, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. R. Tibshirani, "Regression shrinkage and selection via the lasso," Journal of the Royal Statistical Society, vol. 58, no. 1, pp. 267--288, 1996.Google ScholarGoogle Scholar

Index Terms

  1. A new uncertainty budgeting based method for robust analog/mixed-signal design

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      DAC '12: Proceedings of the 49th Annual Design Automation Conference
      June 2012
      1357 pages
      ISBN:9781450311991
      DOI:10.1145/2228360

      Copyright © 2012 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 3 June 2012

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article

      Acceptance Rates

      Overall Acceptance Rate1,770of5,499submissions,32%

      Upcoming Conference

      DAC '24
      61st ACM/IEEE Design Automation Conference
      June 23 - 27, 2024
      San Francisco , CA , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader