Gerard Páez-Monzón
Abstract
This work presents an academic RISC processor architecture, named DMN-6 that executes every instruction in the datapath. It concentrates all the movement, branch and alu instructions in the arithmetic-logic unit. The idea is to normalize the control signal generation for an integer functional unit. This is obtained by implementing a number of queue registers of different deepness around the datapath unit. These queues will control an assigned logic corresponding to a stage in the pipeline. The architecture reduces even more the complexity of a pipelined program execution. The main features are : Load/Store architecture, 4-stage pipeline, integer arithmetic, sixteen byte registers, internal separate data and instruction main memories, thirteen 16-bit instruction words.
- {1} D. Patterson and J. Hennessy : "Computer Architecture a Quantitative Approach", Morgan Kaufmann Publ. Inc., 1995. 2nd Edition. Google Scholar
Digital Library
- {2} D.W. Jones : "The Ultimate RISC", Computer Architecture News, Vol. 16:3, p. 48-55, June 1988. Google ScholarDigital Library
- {3} D.W. Jones : "A Minimal CISC", Software-Practice and Experience, Vol. 18:3, p. 56-63, March 1988. Google ScholarDigital Library
- {4} Ch. Páez y T. Páez : "Diseño Funcional de Arquitectura Interna de un Microprocesador de 16 bits de Conjunto de Instrucción Complejo Minimal mCISC en un Circuito Integrado VLSI", Technical Report RT-CEMISID-33-91, Universidad de Los Andes-Venezuela, 1991.Google Scholar
- {5} C. Ting and C. Moore : "MuP21: A High Performance MISC Processor", http://www.dnai.com/~jfox/mup21.htmlGoogle Scholar
- {6} G. Páez : "Arquitectura y Organización del Computador", Ed. Senda Sol, Venezuela, 1993.Google Scholar
- {7} S.W. White and S. Dhawan : "POWER2 : Next generation of the RISC System/6000 family", IBM Journal of Research and Development, Vol. 38, No. 5, Sept. 1994. Google ScholarDigital Library
- {8} M.T. Vaden, L.J. Merkel, C.R. Moore, T.M. Potter, and R.J. Reese : "Design consideration for the PowerPC 601 microprocessor", IBM Journal of Research and Development, Vol. 38, No. 5, Sept. 1994. Google ScholarDigital Library
- {9} INTEL Corporation (Pentium, P6-Ppro), http://www.intel.com/.Google Scholar
- {10} R.L. Sites : "Alpha AXP Architecture", Comm. ACM, Vol. 36, No. 2, Feb. 1993. Google ScholarDigital Library
- {11} J. Aguilar y G. Páez : "Designing a Neurocomputer for the Random Neural Model", (In Preparation).Google Scholar
Index Terms
- The RISC processor DMN-6: a unified data-control flow architecture
Recommendations
A unified processor architecture for RISC & VLIW DSP
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIThis paper presents a unified processor core with two operation modes. The processor core works as a compiler-friendly MIPS-like core in the RISC mode, and it is a 4-way VLIW in its DSP mode, which has distributed and ping-pong register organization ...
The Superthreaded Processor Architecture
The common single-threaded execution model limits processors to exploiting only the relatively small amount of instruction-level parallelism available in application programs. The superthreaded processor, on the other hand, is a concurrent multithreaded ...
A RISC processor architecture with a versatile stack system
Special issue on input/output in parallel computer systemsModern RISC processors mainly differ w.r.t, the organization of their register files. There are currently three different approaches: a flat register file (e.g., MIPS), fixed-size register windows (SPARC), or a stack-like organization (AM29K). This ...
Comments