research-article

A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks

Authors:

Angelo Kuti Lusala,

Jean-Didier LegatAuthors Info & Claims

ACM Transactions on Reconfigurable Technology and Systems (TRETS), Volume 5, Issue 3

Article No.: 15, Pages 1 - 22

https://doi.org/10.1145/2362374.2362379

Published: 01 October 2012 Publication History

Abstract

This article proposes a circuit-switched router that combines Spatial Division Multiplexing (SDM) and Time Division Multiplexing (TDM) in order to increase path diversity in the router while sharing channels among multiple connections. In this way, the probability of establishing paths through the network is increased, thereby significantly reducing contention in the network. Furthermore, Quality of Service (QoS) is easily guaranteed. The proposed router was synthesized on an Stratix III 3SL340F FPGA device. A 4 × 4 2D Mesh SDM-TDM Network-on-Chip (NoC) was built with the proposed router and synthesized on the 3SL340F FPGA device. The 4 × 4 2D Mesh SDM-TDM NoC was used to build on an FPGA device, a Multiprocessor System-on-Chip (MPSoC) platform consisted of 16 Nios II/f processors, 16 20-KB On-chip Memories, and 16 Network Interfaces. Synthesis results of the MPSoC platform show that the proposed router architecture can be used to built large practicable MPSoC platforms with the proposed NoC architecture with a reasonable hardware overhead and appreciable clock frequency. Simulation results show that combining SDM and TDM techniques in a router allows the highest probability of establishing paths through the network.

References

[1]

Faruque, M. and Henkel, J. 2008. Qos-supported on-chip communication for multi-processors. Int. J. Paral. Program. 36, 1, 114--139.

Digital Library

[2]

Gebali, F., Elmiligi, H., and El-Kharashi, M. W. 2009. Networks-on-Chips: Theory and Practice. CRC Press, Boca Raton, FL.

Digital Library

[3]

Goossens, K. and Hansson, A. 2010. The aethereal network on chip after ten years: Goals, evolution, lessons, and future. In Proceedings of the 47th Design Automation Conference (DAC’10). IEEE, 306--311.

Digital Library

[4]

Goossens, K., Dielissen, J., and Radulescu, A. 2005. Æthereal network on chip: Concepts, architectures and implementations. IEEE Des. Test Comput. 22, 5, 414--421.

Digital Library

[5]

Hansson, A., Subburaman, M., and Goossens, K. 2009. Aelite: A flit-synchronous network on chip with composable and predictable services. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’09). IEEE, 250--255.

Digital Library

[6]

Hilton, C. and Nelson, B. 2006. Pnoc: A flexible circuit-switched noc for fpga-based systems. Proc. IEE Comput. Digital Techn. 153, 3, 181--188.

[7]

Jerger, N., Lipasti, M., and Li-Shiuan, P. 2007. Circuit-switched coherence. Comput. Archit. Lett. 6, 1, 5--8.

Digital Library

[8]

Leroy, A., Marchal, P., Shickova, A., Catthoor, F., Robert, F., and Verkest, D. 2005. Spatial division multiplexing: A novel approach for guaranteed throughput on NoCs. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS’05). IEEE, 81--86.

Digital Library

[9]

Lusala, A. K. and Legat, J.-D. 2010a. Combining circuit and packet switching with bus architecture in a noc for real-time applications. In Proceedings of the IEEE International Symposium on Circuits and Systemsin (ISCAS’10). IEEE, 2880--2883.

[10]

Lusala, A. K. and Legat, J.-D. 2010b. Hybrid noc combining sdm-based circuit switching with packet switching for real-time applications. In Proceedings of the IEEE NORCHIP Conference. IEEE.

[11]

Lusala, A. K. and Legat, J.-D. 2010c. A hybrid router combining sdm-based circuit switching with packet switching for on-chip networks. In Proceedings of the International Conference on ReConFigurable Computing and FPGAs. IEEE.

Digital Library

[12]

Marculescu, R., Ogras, U. Y., Peh, L.-S., Jerger, N. E., and Hoskote, Y. 2009. Outstanding research problems in noc design: System, microarchitecture, and circuit perspectives. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28, 1, 3--21.

Digital Library

[13]

Micheli, G. D. and Benini, L. 2006. Networks On Chips: Technology and Tools. Morgan Kaufman Publishers, San Francisco, CA.

[14]

Owens, J. D., Dally, W. J., Ho, R., Jayasimha, D. N., Keckler, S. W., and Peh, L.-S. 2007. Research challenges for on-chip interconnection networks. IEEE Micro 27, 5, 96--108.

Digital Library

[15]

Salminen, E., Kulmala, A., and Hämäläinen, T. D. 2005. Hibi-based multiprocessor SoC on FPGA. In Proceedings of the IEEE International Symposium on Circuits and Systemsin (ISCAS’05). IEEE, 3351--3354.

[16]

Salminen, E., Kangas, T., Hämäläinen, T. D., Riihimki, J., Lahtinen, V., and Kuusilinna, K. 2006. Hibi communication network for system on chip. J. VLSI Signal Process. Syst. 43, 2--3, 185--205.

Digital Library

[17]

Samman, F. A., Hollstein, T., and Glesner, M. 2009. Networks-on-chip based on dynamic wormhole packet identity management. VLSI Des. 1--15.

Digital Library

[18]

Samman, F. A., Hollstein, T., and Glesner, M. 2011. New theory for deadlock-free multicast routing in wormhole-switched virtual-channelless networks-on-chip. IEEE Trans. Paral. Distrib. Syst. 22, 4, 544--557.

Digital Library

[19]

Wiklund, D. and Liu, D. 2003. Socbus: Switched network on chip for hard real time systems. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS’03). IEEE.

Digital Library

[20]

Wolkotte, P., Smit, G., Rauwerda, G., and Smit, L. 2005. An energy efficient reconfigurable circuit switched network-on-chip. In Proceedings of 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS’05), -12th Reconfigurable Architecture Workshop (RAW’05). IEEE.

Digital Library

Cited By

Chen YMatus EFettweis G(2017)Combined TDM and SDM Circuit Switching NoCs with Dedicated Connection Allocator2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2017.27(104-109)Online publication date: Jul-2017
https://doi.org/10.1109/ISVLSI.2017.27
Nguyen TKumar A(2016)XNoC: A non-intrusive TDM circuit-switched Network-on-Chip2016 26th International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2016.7577378(1-11)Online publication date: Aug-2016
https://doi.org/10.1109/FPL.2016.7577378
Liu SJantsch ALu Z(2015)MultiCSJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2015.07.01361:9(423-434)Online publication date: 1-Oct-2015
https://dl.acm.org/doi/10.1016/j.sysarc.2015.07.013

Index Terms

A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Multiple instruction, multiple data

Recommendations

Design of a Dual-Switching Mode NOC Router Microarchitecture
ICECE '10: Proceedings of the 2010 International Conference on Electrical and Control Engineering

The Network-on-Chip originated from traditional computer network, and the NOC solution can improve the parallel processing and computing capacity of current chips. This paper presents a dual-switching mode NOC router which combines the circuit-switching ...
A hybrid packet-circuit switched on-chip network based on SDM
DATE '09: Proceedings of the Conference on Design, Automation and Test in Europe

In this paper, we propose a novel on-chip communication scheme by dividing the resources of a traditional packet-switched network-on-chip between a packet-switched and a circuit-switched sub-network. The former directs packets according to the ...
NI + Router Microarchitecture for NoC-based Communication Systems
ANCS '16: Proceedings of the 2016 Symposium on Architectures for Networking and Communications Systems

Modern communication systems are characterized by intensive computation signal processing algorithms. System-on-Chip implementations of these systems are generally based on Networks-on-Chip (NoC). The router and Network Interface (NI) are the main ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Reconfigurable Technology and Systems

ACM Transactions on Reconfigurable Technology and Systems Volume 5, Issue 3

October 2012

102 pages

ISSN:1936-7406

EISSN:1936-7414

DOI:10.1145/2362374

Issue’s Table of Contents

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 October 2012

Accepted: 01 March 2012

Revised: 01 January 2012

Received: 01 September 2011

Published in TRETS Volume 5, Issue 3

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
232
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chen YMatus EFettweis G(2017)Combined TDM and SDM Circuit Switching NoCs with Dedicated Connection Allocator2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2017.27(104-109)Online publication date: Jul-2017
https://doi.org/10.1109/ISVLSI.2017.27
Nguyen TKumar A(2016)XNoC: A non-intrusive TDM circuit-switched Network-on-Chip2016 26th International Conference on Field Programmable Logic and Applications (FPL)10.1109/FPL.2016.7577378(1-11)Online publication date: Aug-2016
https://doi.org/10.1109/FPL.2016.7577378
Liu SJantsch ALu Z(2015)MultiCSJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2015.07.01361:9(423-434)Online publication date: 1-Oct-2015
https://dl.acm.org/doi/10.1016/j.sysarc.2015.07.013

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents