research-article

Side channel attacks and the non volatile memory of the future

Authors:

Peter LangendoerferAuthors Info & Claims

CASES '12: Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems

Pages 13 - 16

https://doi.org/10.1145/2380403.2380413

Published: 07 October 2012 Publication History

Get Access

Abstract

In this paper, we describe a new non-volatile memory, based on metal-insulator-metal that provides performance benefits compared to standard Flash memory. In addition and more importantly, it comes with some advantages with respect to side channel attacks, i.e., its structure prevents by default optical analysis.

References

[1]

S. P. Skorobogatov: Semi-invasive attacks - a new approach to hardware security analysis, Computer Laboratory, University of Cambridge, Technical report ACAM-cl-tr-630, 2005

Google Scholar

[2]

Skorobogatov, S.: Flash memory 'Bumping' attacks. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 158--172. Springer, Heidelberg (2010), http://www.springerlink.com/content/5777503941l561x1/

Digital Library

Google Scholar

[3]

S. Skorobogatov: Optical Fault Masking Attacks," Fault Diagnosis and Tolerance in Cryptography, FDTC 2010, pp. 23--29, 2010

Digital Library

Google Scholar

[4]

S. Skorobogatov: Local Heating Attacks on Flash Memory Devices, Hardware-Oriented Security and Trust (HOST-2009) Workshop, San Francisco, USA, 27 July 2009, http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=5225028&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D5225028

Digital Library

Google Scholar

[5]

Christophe De Nardi, Romain Desplats, Philippe Perdu, Félix Beaudoin, Jean Luc Gauffier: EEPROM Failure Analysis Methodology: Can Programmed Charges Be Measured Directly by Electrical Techniques of Scanning Probe Microscopy?, Proceedings of the 31 International Symposium for Testing and Failure Analysis November 6--10, 2005, McEnery Convention Center, San Jose, California, USA

Google Scholar

[6]

D. I. Konopinski, A. J. Kenyon: Data recovery from damaged electronic memory devices, Department of Electrical and Electronic Engineering, University College London, http://www.ee.ucl.ac.uk/lcs/previous/LCS2009/NEMS/Konopinski.pdf

Google Scholar

[7]

P.-S. Chen, H.-Y. Lee, Y.-S. Chen, P.-Y. Gu, F. Chen, and M.-J. Tsai, "Impact of engineered Ti layer on the memory performance of HfOx- based resistive memory," Electrochem. Solid State Lett., vol. 13, no. 12, pp. H423--H425, 2010.

Crossref

Google Scholar

[8]

C. Walczyk, D. Walczyk, T. Schroeder, T. Bertaud, M. Sowinska, M. Lukosius, M. Fraschke, D. Wolansky, B. Tillack, E. Miranda, and C. Wenger: "Impact of Temperature on the Resistive Switching Behavior of Embedded HfO2-based RRAM devices", IEEE Trans. Electron Devices, 58, 3124, 2011,

Crossref

Google Scholar

[9]

D. Walczyk, Ch. Walczyk, T. Schroeder, T. Bertaud, M. Sowinska, M. Lukosius, M. Fraschke, B. Tillack, Ch. Wenger: "Resistive switching characteristics of CMOS embedded HfO2-based 1T1R cells", Microelectronic Eng. 88, 1133, 2011, http://www.sciencedirect.com/science/article/pii/S0167931711003820

Digital Library

Google Scholar

[10]

D. Walczyk, T. Bertaud, M. Sowinska, M. Lukosius, M. A. Schubert, A. Fox, D. Wolansky, A. Scheit, M. Fraschke, G. Schoof, Ch. Wolf, R. Kraemer, B. Tillack, R. Korolevych, V. Stikanov, Ch. Wenger, T. Schroeder, and Ch. Walczyk: "Resistive switching behavior in TiN/ HfO2/Ti/TiN devices", to be presented at the 2012 ISCDG

Google Scholar

Cited By

View all

Bauer LNassar HKhan NBecker JHenkel J(2024)Machine-Learning-Based Side-Channel Attack Detection for FPGA SoCsIEEE Transactions on Circuits and Systems for Artificial Intelligence10.1109/TCASAI.2024.34831181:2(178-190)Online publication date: Dec-2024
https://doi.org/10.1109/TCASAI.2024.3483118
Zhang JLin YQu G(2015)Reconfigurable Binding against FPGA Replay AttacksACM Transactions on Design Automation of Electronic Systems10.1145/269983320:2(1-20)Online publication date: 2-Mar-2015
https://dl.acm.org/doi/10.1145/2699833
Zhang LFong XChang CKong ZRoy K(2015)Optimizating Emerging Nonvolatile Memories for Dual-Mode Applications: Data Storage and Key GeneratorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.242725134:7(1176-1187)Online publication date: Jul-2015
https://doi.org/10.1109/TCAD.2015.2427251

Index Terms

Side channel attacks and the non volatile memory of the future
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory

Recommendations

Fault injection attacks on emerging non-volatile memory and countermeasures
HASP '18: Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy

Emerging Non-Volatile Memories (NVMs) suffer from high and asymmetric read/write current and long write latency which can result in supply noise such as supply voltage droop and ground bounce. The magnitude of supply noise depends on the old data and ...
Redesign the Memory Allocator for Non-Volatile Main Memory
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing Systems

The non-volatile memory (NVM) has the merits of byte-addressability, fast speed, persistency and low power consumption, which make it attractive to be used as main memory. Commonly, user process dynamically acquires memory through memory allocators. ...
Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures
ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and Design

Emerging Non-Volatile Memories (NVMs) suffer from high and asymmetric read/write current and long write latency which can result in supply noise, such as supply voltage droop and ground bounce. The magnitude of supply noise depends on the old data and ...

Comments

Information & Contributors

Information

Published In

CASES '12: Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems

October 2012

230 pages

ISBN:9781450314244

DOI:10.1145/2380403

General Chairs:
Ahmed Jerraya
CEA
,
Luca Carloni
Columbia University
,
Program Chairs:
Vincent Mooney
Georgia Institute of Technology, USA
,
Rodric Rabbah
IBM, USA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 October 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tag

tamper resistant memory

Qualifiers

Research-article

Conference

ESWEEK'12

Sponsor:

ESWEEK'12: Eighth Embedded System Week

October 7 - 12, 2012

Tampere, Finland

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
206
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 27 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bauer LNassar HKhan NBecker JHenkel J(2024)Machine-Learning-Based Side-Channel Attack Detection for FPGA SoCsIEEE Transactions on Circuits and Systems for Artificial Intelligence10.1109/TCASAI.2024.34831181:2(178-190)Online publication date: Dec-2024
https://doi.org/10.1109/TCASAI.2024.3483118
Zhang JLin YQu G(2015)Reconfigurable Binding against FPGA Replay AttacksACM Transactions on Design Automation of Electronic Systems10.1145/269983320:2(1-20)Online publication date: 2-Mar-2015
https://dl.acm.org/doi/10.1145/2699833
Zhang LFong XChang CKong ZRoy K(2015)Optimizating Emerging Nonvolatile Memories for Dual-Mode Applications: Data Storage and Key GeneratorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.242725134:7(1176-1187)Online publication date: Jul-2015
https://doi.org/10.1109/TCAD.2015.2427251

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Fault injection attacks on emerging non-volatile memory and countermeasures

Redesign the Memory Allocator for Non-Volatile Main Memory

Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tag

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations